Design of a Low Power Flip-Flop Using CMOS Deep Sub Micron Technology

@article{Naik2010DesignOA,
  title={Design of a Low Power Flip-Flop Using CMOS Deep Sub Micron Technology},
  author={Surya Naik and Rajeevan Chandel},
  journal={2010 International Conference on Recent Trends in Information, Telecommunication and Computing},
  year={2010},
  pages={253-256}
}
This paper enumerates low power, high speed design of flip-flop having less number of transistors and only one transistor being clocked by short pulse train which is true single phase clocking (TSPC) flip-flop. Compared to Conventional flip-flop, it has 5 Transistors and one transistor clocked, thus has lesser size and lesser power consumption. It can be used in various applications like digital VLSI clocking system, buffers, registers, microprocessors etc. The analysis for various flip flops… CONTINUE READING
6 Citations
8 References
Similar Papers

References

Publications referenced by this paper.
Showing 1-8 of 8 references

CMOS Digital Integrated Circuits analysis and design

  • S. M. Kang, Y. Leblebici
  • 2003
1 Excerpt

Design of a 3-V 300-MHz Low-Power 8-b ×8-b Pipelined Multiplier Using Pulse-Triggered TSPC Flip Flops

  • J. Wang
  • IEEE J. Solid-State Circuits, vol. 35, no. 5, pp…
  • 2000
2 Excerpts

A Pulse Triggered TSPC FF for high speed, low power VLSI design applications

  • J. S. Wang, P. H. Yang
  • 1998
2 Excerpts

Fundamentals of Modern VLSI Devices

  • Y. Taur, T. H. Ning
  • 1998
1 Excerpt

Similar Papers

Loading similar papers…