Design of a Delta Threshold Voltage Difference based fully Embedded Read Only Memory along with a Skew Sense Amplifier

@article{Balaji2019DesignOA,
  title={Design of a Delta Threshold Voltage Difference based fully Embedded Read Only Memory along with a Skew Sense Amplifier},
  author={V. Balaji and Ch.K.S.D. Ranga and N. Shylashree and N. Praveena},
  journal={2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT)},
  year={2019},
  pages={475-479}
}
  • V. Balaji, Ch.K.S.D. Ranga, +1 author N. Praveena
  • Published 2019
  • Computer Science
  • 2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT)
  • This paper describes the design and implementation of an embedded ROM memory along with its sense amplifier. Several applications in machine learning have fixed data to be stored in a memory, which needs to be read out multiple times. Hence a fast, on-chip solution is proposed in this technical paper wherein logic transistors are used to design a read only memory with completely zero added process complexity. Several design constraints of sensing the ROM cell have been elaborated to a great… CONTINUE READING

    References

    SHOWING 1-10 OF 10 REFERENCES
    80-kb Logic Embedded High-K Charge Trap Transistor-Based Multi-Time-Programmable Memory With No Added Process Complexity
    • 6
    A 14 nm 1.1 Mb Embedded DRAM Macro With 1 ns Access
    • 13
    Time-differential sense amplifier for sub-80mV bitline voltage embedded STT-MRAM in 40nm CMOS
    • 45
    Low-power embedded ReRAM technology for IoT applications
    • 37
    A 1.6 GB/s DDR2 128 Mb Chain FeRAM With Scalable Octal Bitline and Sensing Schemes
    • 70
    A 23-mW Face Recognition Processor with Mostly-Read 5T Memory in 40-nm CMOS
    • 19
    In-Memory Computation of a Machine-Learning Classifier in a Standard 6T SRAM Array
    • 136
    • PDF