Design of a 1-Volt and μ-power SARADC for Sensor Network Application

@article{Cho2007DesignOA,
  title={Design of a 1-Volt and μ-power SARADC for Sensor Network Application},
  author={Sang-Hyun Cho and Chang-Kyo Lee and Jong-In Song},
  journal={2007 IEEE International Symposium on Circuits and Systems},
  year={2007},
  pages={3852-3855}
}
Design and verification of a low-voltage, low-power, and extremely small area successive approximation registered analog-to-digital converter (SARADC) for sensor network applications are presented. The 8-bit SARADC employed a capacitor-based hybrid digital-to-analog converter and a simplified digital control block to achieve low power consumption and small area and a charge pumped switch to reduce non-linearity errors originating from operation of the switch in low-voltage and low-power… CONTINUE READING

References

Publications referenced by this paper.
Showing 1-5 of 5 references

Scott , “ An Ultralow - Energy ADC for smart dust

  • D. Michael
  • IEEE JOURNAL OF SOLID - STATE CIRCUITS
  • 2003

Nonredundant successive approximation register for A/D Converters

  • A. Rossi, G. Funcili
  • ELECTRONICS LETTERS 6 June 1996 Vol. 32 No. 12.
  • 1996
2 Excerpts

Design of a Low- Voltage, Low-power Adc for Sensor Network Applications

  • Cho Sang Hyun, Song Jong In
  • The 21st International Technical Conference on…
1 Excerpt

Similar Papers

Loading similar papers…