• Corpus ID: 28425036

Design of Low complexity Fault Tolerant Parallel FFTs Using Partial Summation

  title={Design of Low complexity Fault Tolerant Parallel FFTs Using Partial Summation},
  author={S. Amala Shanthi and Dr. S. Kamalraj},
The increasing demand of low complexity and error tolerant design in signal processing systems is a reliability issue at ground level. Complex circuit is consistently affected by soft errors in modern electronic circuits. Fast Fourier transforms (FFTs) plays a key role in many communication and signal processing systems. Different algorithms have been used in earlier techniques for achieving fault tolerant coverage design. In real time application systems, numbers of blocks operating in… 


Fault Tolerant Parallel FFTs Using Error Correction Codes and Parseval Checks
Two improved protection schemes that combine the use of error correction codes and Parseval checks are proposed and evaluated and show that the proposed schemes can further reduce the implementation cost of protection.
Fault Tolerant Parallel Filters Based on Error Correction Codes
It is shown that parallel filters can be protected using error correction codes (ECCs) in which each filter is the equivalent of a bit in a traditional ECC, which allows more efficient protection when the number of parallel filters is large.
Algorithms-Based Fault Detection for Signal Processing Applications
A functional-level concurrent error-detection scheme is presented for such VLSI signal processing architectures as those proposed for the FFT and QR factorization, and it is shown that the error coverage is high with large word sizes.
Structural DMR: A Technique for Implementation of Soft-Error-Tolerant FIR Filters
The proposed technique uses structural dual modular redundancy (DMR) to provide error correction, as well as error detection, by means of filter modules with different structures operating in parallel to achieve soft error correction rate of close to 100% for isolated single soft errors.
Energy-efficient soft error-tolerant digital signal processing
It is shown that the proposed technique provides robustness to soft error rates of up to P/sub er/=10/sup -2/ in single-event upset (SEU) and savings in power dissipation over that achieved via triple modula redundancy (TMR) when the desired signal-to-noise ratio SNR/sub des/=25/spl sim/35 dB is achieved.
Analysis of Soft Error Mitigation Techniques for Register Files in IBM Cu-08 90nm Technology
The design space explored in this work, for various combinations of word and block sizes, shows that Hamming code provides a reasonable spectrum of choice to trade-off between area and latency of fault-tolerant register files.
Soft errors in advanced computer systems
  • R. Baumann
  • Business
    IEEE Design & Test of Computers
  • 2005
This article comprehensively analyzes soft-error sensitivity in modern systems and shows it to be application dependent.
Design for soft error mitigation
  • M. Nicolaidis
  • Computer Science
    IEEE Transactions on Device and Materials Reliability
  • 2005
Various SEU and SET mitigation schemes that could help the designer meet her or his goals are described.
Broadband MIMO-OFDM wireless communications
The paper explores various physical layer research challenges in MIMO-OFDM system design, including physical channel measurements and modeling, analog beam forming techniques using adaptive antenna arrays, and signal processing algorithms used to perform time and frequency synchronization, channel estimation, and channel tracking in M IMO- OFDM systems.
The Use of Triple-Modular Redundancy to Improve Computer Reliability
One of the proposed techniques for meeting the severe reliability requirements inherent in certain future computer applications is described. This technique involves the use of triple-modular