Design of Last-Level On-Chip Cache Using Spin-Torque Transfer RAM (STT RAM)

  title={Design of Last-Level On-Chip Cache Using Spin-Torque Transfer RAM (STT RAM)},
  author={Wei Xu and Hongbin Sun and Xiaobin Wang and Yiran Chen and Tong Zhang},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
Because of its high storage density with superior scalability, low integration cost and reasonably high access speed, spin-torque transfer random access memory (STT RAM) appears to have a promising potential to replace SRAM as last-level on-chip cache (e.g., L2 or L3 cache) for microprocessors. Due to unique operational characteristics of its storage device magnetic tunneling junction (MTJ), STT RAM is inherently subject to a write latency versus read latency tradeoff that is determined by the… CONTINUE READING
Highly Cited
This paper has 107 citations. REVIEW CITATIONS
78 Citations
20 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 78 extracted citations

108 Citations

Citations per Year
Semantic Scholar estimates that this publication has 108 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-10 of 20 references

CACTI 5 “Advanced architecture laboratory

  • S. Thoziyoor, N. Muralimanohar, J. H. Ahn, N. P. Jouppi
  • HP Laboratories,”,
  • 2007
Highly Influential
15 Excerpts

Thermal fluctuation effects on spin torque induced switching: Mean and variations

  • X. Wang, Y. Zheng, H. Xi, D. Dimitrov
  • J. Appl. Phys., vol. 103, pp. 034507–034507, Feb…
  • 2008
Highly Influential
4 Excerpts

Similar Papers

Loading similar papers…