Corpus ID: 1990060

Design of High Speed Flip-Flop Based Frequency Divider for GHz PLL System : Theory and Design Techniques in 250 nm CMOS Technology

@inproceedings{Joshi2012DesignOH,
  title={Design of High Speed Flip-Flop Based Frequency Divider for GHz PLL System : Theory and Design Techniques in 250 nm CMOS Technology},
  author={H. Joshi and S. Ranjan and V. Nath},
  year={2012}
}
  • H. Joshi, S. Ranjan, V. Nath
  • Published 2012
  • Design of High Speed Flip-Flop Based Frequency Divider for GHz PLL System: Theory and Design Techniques in 250nm CMOS Technology Harsh Joshi, Prof. Sanjeev M.Ranjan, Prof. (Dr). Vijay nath 1 2 Department of Electronics and Telecommunication 1 2 Disha Institute Of Management & Technology, Raipur, India Department of Electronics and Telecommunication, BIT Mesra, Rachi (J.H) Harsh_eie13@yahoo.com, Sanjeev.ranjan@dishamail.com,vijaynath@bitmesra.ac.in AbstractThe coexistence of different cellular… CONTINUE READING

    Figures from this paper.

    References

    Publications referenced by this paper.
    SHOWING 1-10 OF 10 REFERENCES
    A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology
    • 247
    • Open Access
    A power-efficient 33 GHz 2:1 static frequency divider in 0.12-/spl mu/m SOI CMOS
    • 51
    Fractional-Frequency Generators Utilizing Regenerative Modulation
    • 244
    Transient Analysis of Regenerative Frequency Dividers
    • 10
    A 480 μW 2GHz ultra low power dual-modulus prescaler in μm standard CMOS
    • 2000
    17.9 25GHz Static Frequency Divider and 25Gb/s Multiplexer in 0.12µm CMOS
    • 37
    25 GHz Static Frequency Divider and 25 Gb / s Multiplexer in 0 . 12 μ m CMOS Tie bout , “ A 480 μ W 2 GHz ultra low power dual - modulus prescaler in μ m standard CMOS
      A 1 . 8 V 3 mW 16 . 8 GHz Frequency Divid er in 0 . 25 μ m CMOS
        High-speed CMOS cir cuit technique
        • 1989