Corpus ID: 1990060

Design of High Speed Flip-Flop Based Frequency Divider for GHz PLL System : Theory and Design Techniques in 250 nm CMOS Technology

@inproceedings{Joshi2012DesignOH,
  title={Design of High Speed Flip-Flop Based Frequency Divider for GHz PLL System : Theory and Design Techniques in 250 nm CMOS Technology},
  author={Harsh Joshi and Sanjeev M. Ranjan and Vijay Nath},
  year={2012}
}
Design of High Speed Flip-Flop Based Frequency Divider for GHz PLL System: Theory and Design Techniques in 250nm CMOS Technology Harsh Joshi, Prof. Sanjeev M.Ranjan, Prof. (Dr). Vijay nath 1 2 Department of Electronics and Telecommunication 1 2 Disha Institute Of Management & Technology, Raipur, India Department of Electronics and Telecommunication, BIT Mesra, Rachi (J.H) Harsh_eie13@yahoo.com, Sanjeev.ranjan@dishamail.com,vijaynath@bitmesra.ac.in AbstractThe coexistence of different cellular… Expand

Figures from this paper

References

SHOWING 1-10 OF 29 REFERENCES
A 79 GHz dynamic frequency divider in SiGe bipolar technology
TLDR
This regenerative frequency divider exploits the high-speed potential of SiGe technologies to combine high maximum frequency with operation over wide frequency range. Expand
A 13.4-GHz CMOS frequency divider
  • B. Razavi, K.F. Lee, R. Yan
  • Engineering
  • Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94
  • 1994
This paper describes the design ofa 13.4 GHz 1/2-frequency divider fabricated in a partially-scaled 0.1 /spl mu/m bulk CMOS technology. The circuit design is heavily influenced by the deviceExpand
A 40-GHz Frequency Divider in 90-nm CMOS Technology
This paper presents the design of a high-speed wide-band frequency divider. The divider core is formed with a low voltage swing current mode logic (CML) structure, which enables high frequencyExpand
High-speed CMOS circuit technique
It is shown that clock frequencies in excess of 200 MHz are feasible in a 3- mu m CMOS process. This performance can be obtained by means of clocking strategy, device sizing, and logic styleExpand
18 GHz low-power CMOS static frequency divider
TLDR
The pseudo-differential D-type flip-flop-based 2:1 static frequency divider, which can operate up to 18 GHz and consumes less than 4 mA from a 1.8 V supply, has been realised in 0.18 µm standard digital CMOS technology. Expand
Fractional-Frequency Generators Utilizing Regenerative Modulation
By the application of the principle of regeneration to certain modulation systems, a generator of submultiple or other fractional frequency ratio may be obtained. A simple example is obtained byExpand
Transient Analysis of Regenerative Frequency Dividers
The regenerative frequency divider provides an output sinusoid whose frequency is (1/k) times that of an input sinusoid, where k is an integer. A simple mathematical model of such a divider isExpand
VI REFERENCES
Adler, F . H.: Physiology of the eye. Kimpton, London 1953 pp. 640-644 Aubert, H.: Physiologie der Netzhaut. Breslau 1865, pp. 235-255, quoted by Duke-Elder 1938, p. 1200 Aubert und Foerster:Expand
25GHz Static Frequency Divider and 25Gb/s Multiplexer in 0
  • ISSCC Dig. Of Tech. Papers
  • 2002
A 480 μW 2GHz ultra low power dual-modulus prescaler in μm standard CMOS
  • IEEE International Symposium on C ircuits and Systems Proceedings, vol. 5, pp. 741-744, May. 2000.
  • 2000
...
1
2
3
...