• Corpus ID: 212467566

Design of High Speed Comparator

  title={Design of High Speed Comparator},
  author={Jayesh Shetti Karwarker},
A new CMOS dynamic comparator using dual input single output differential amplifier as latch stage suitable for high speed analog-to-digital converters with High Speed, low power dissipation and immune to. Back-to-back inverter in the latch stage is replaced with dual-input single output differential amplifier. This topology completely removes the noise that is present in the input. The structure shows lower power dissipation and higher speed than the conventional comparators. The circuit is… 

Figures and Tables from this paper



A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator

A novel dynamic latched comparator with offset voltage compensation is presented. The proposed comparator uses one phase clock signal for its operation and can drive a larger capacitive load with

A low-offset high-speed double-tail dual-rail dynamic latched comparator

A new dynamic latched comparator which shows lower input-referred latch offset voltage and higher load drivability than the conventional double-tail dynamic comparators.

A low-noise self-calibrating dynamic comparator for high-speed ADCs

This paper presents a low offset voltage, low noise dynamic latched comparator using a self-calibrating technique. The new calibration technique does not require any amplifiers for the offset voltage

analog design essentials

Comparison of MOST and Bipolar transistor models.- Amplifiers, Source followers & Cascodes.- Differential Voltage and Current amplifiers.- Noise performance of elementary transistor stages.-

Analyses of Static and Dynamic Random Offset Voltages in Dynamic Comparators

A novel balanced method is proposed to facilitate the evaluation of operating points of transistors in a dynamic comparator and explicit expressions of offset voltage were applied to guide the optimization of ldquoLewis-Grayrdquo structure.

Kickback noise reduction techniques for CMOS latched comparators

This brief reviews existing solutions to minimize the kickback noise and proposes two new ones and HSPICE simulations of comparators implemented in a 0.18-/spl mu/m technology demonstrate their effectiveness.

Impact of Scaling on Analog Performance and Associated Modeling Needs

This paper explores modeling and technology-scaling issues related to analog performance in advanced CMOS technologies. Performance metrics for analog circuits are defined, to provide insight into

CMOS Circuit Design, Layout, and Simulation

Regardless of one's integrated circuit (IC) design skill level, this book allows readers to experience both the theory behind, and the hands-on implementation of, complementary metal oxide semiconductor (CMOS) IC design via detailed derivations, discussions, and hundreds of design, layout, and simulation examples.

A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC

An ADC for energy scavenging is proposed using a charge-redistribution DAC, a dynamic 2-stage comparator, and a delay-line-based controller realized in CMOS. The charge-redistribution DAC can be used

An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch

This brief analyzes the effect of load capacitor mismatch on the offset of a regenerative latch comparator and indicates that in a typical 0.18-mum CMOS latch, a capacitive imbalance of only 1 fF can lead to offsets of several tens of millivolts.