Corpus ID: 212467566

Design of High Speed Comparator

  title={Design of High Speed Comparator},
  author={Jayesh Shetti Karwarker},
A new CMOS dynamic comparator using dual input single output differential amplifier as latch stage suitable for high speed analog-to-digital converters with High Speed, low power dissipation and immune to. Back-to-back inverter in the latch stage is replaced with dual-input single output differential amplifier. This topology completely removes the noise that is present in the input. The structure shows lower power dissipation and higher speed than the conventional comparators. The circuit is… CONTINUE READING

Figures and Tables from this paper


A low-noise self-calibrating dynamic comparator for high-speed ADCs
  • 310
  • PDF
analog design essentials
  • 500
  • PDF
Analyses of Static and Dynamic Random Offset Voltages in Dynamic Comparators
  • 202
  • PDF
Kickback noise reduction techniques for CMOS latched comparators
  • P. Figueiredo, J. Vital
  • Mathematics, Computer Science
  • IEEE Transactions on Circuits and Systems II: Express Briefs
  • 2006
  • 292
  • PDF
Impact of Scaling on Analog Performance and Associated Modeling Needs
  • 116
CMOS Circuit Design, Layout, and Simulation
  • 2,711
  • PDF
A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC
  • 246
  • PDF
An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch
  • 182