Corpus ID: 20376238

Design of Flash ADC using Improved Comparator Scheme

  title={Design of Flash ADC using Improved Comparator Scheme},
  author={Deepika Khaire and P. Palsodkar},
This Paper introduced a 4 bit Flash Analog to Digital converter. The propose ADC consist of the comparators and the MUX based decoder. Propose Comparator eliminate the use of resistor ladder in the circuit. All the input of comparators are connected to the common input node. Depending upon the internal voltage of comparator and the input voltage output may be “0” or “1” known as thermometer code. This thermometer code is converted to the binary code using the MUX based decoder .This design… Expand
Cross coupled digital NAND gate comparator based flash ADC
The Flash ADC is constructed using digital 3-input cross coupled NAND gates form a comparator of flash ADC which operates on single phase clock Φ and an encoder is constructed that encodes thermometer code to binary as output of comparator. Expand


“The CMOS Inverter” as a Comparator in ADC Designs
This paper introduces a single-ended non-offset-cancelled flash ADC architecture, the “Threshold Inverter Quantizer” (TIQ). The TIQ is based on a CMOS inverter cell, in which the voltage transferExpand
Design of low power 4-bit flash ADC based on standard cells
Simulation results show that this standard cell low power 4-bit flash analog-to-digital converter provides about 70% power reduction compared to a previously proposed design. Expand
Highly digitalized Flash analog to digital (FADC) converter using Mux based decoder topology
In this paper Flash ADC (FADC) is Implemented in 0.18 μm technology using CMOS Inverter based Threshold inverter Quantized (TIQ) comparator for effective speed and power improvement by eliminatingExpand
Novel Threshold-Based Standard-Cell Flash ADC
This paper introduces a novel standard-cell flash architecture for implementing analog-to-digital converters (ADC). The proposed ADC consists of several CMOS inverters all having their inputsExpand
In the present paper, a 4-bit flash analog to digital converter for low power SoC application is presented. CMOS inverter has been used as a comparator and by adjusting the ratio of channel width andExpand
Low-Power Self Reconfigurable Multiplexer Based Decoder for Adaptive Resolution Flash ADCs
Simulation results indicate that the proposed decoder results in reduced delay, power and power delay product when compared to existing digital decoders for flash analog-digital converters. Expand
A multiplexer based decoder for flash analog-to-digital converters
A decoder for flash analog-to-digital converters with short critical path, regular structure, and small area is presented, which is likely to translate to a power saving compared with the Wallace tree decoder and the folded decoder. Expand
A novel ROM architecture for reducing bubble and metastability errors in high speed flash ADCs
A novel ROM architecture has been proposed which suppresses metastability, both first and second order bubble errors, and eliminates the need of an error correction circuit in the front end of the ROM thereby reducing power consumption, area requirement and removing the delay associated with the additional stage. Expand
An improved ROM architecture for bubble error suppression in high speed flash ADCs
A novel ROM architecture suitable for high speed operation with bubble error suppression is described in this paper and an 800 MHz 6-bit flash ADC is designed and simulated to verify the performance of different ROM architectures. Expand
A study of digital decoders in flash analog-to-digital converters
An improvement of the Wallace tree decoder, obtained by applying folding, is suggested, which yields a decoder with less area and a circuit with shorter critical path, which should make it possible to design for lower power consumption than the Wallace Tree decoder. Expand