Design of Efficient Reversible Multiply Accumulate ( MAC )

@inproceedings{Rangaraju2014DesignOE,
  title={Design of Efficient Reversible Multiply Accumulate ( MAC )},
  author={Rangaraju and India Arpitha and India Muralidhara},
  year={2014}
}
  • Rangaraju, India Arpitha, India Muralidhara
  • Published 2014
The multiplication and accumulation are the vital operations involved in almost all the Digital Signal Processing applications. Consequently, there is a demand for high speed processors having dedicated hardware to enhance the speed with which these multiplications and accumulations are performed. In the present conventional circuits, the multiply accumulate unit multiplies the two operands, adds the product to the previously accumulated result and stores back the new result in the accumulator… CONTINUE READING

Similar Papers

References

Publications referenced by this paper.
SHOWING 1-10 OF 39 REFERENCES

Reversible implementation of novel multiply accumulate (MAC) unit

  • 2012 International Conference on Communication, Information & Computing Technology (ICCICT)
  • 2012
VIEW 5 EXCERPTS
HIGHLY INFLUENTIAL

Design of sequential circuit using reversible logic

  • IEEE-International Conference On Advances In Engineering, Science And Management (ICAESM -2012)
  • 2012
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

Design of counters using reversible logic

  • 2011 3rd International Conference on Electronics Computer Technology
  • 2011
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

Design of Testable Reversible Sequential Circuits

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2013
VIEW 1 EXCERPT

Performance Analysis of Sequential Circuits using Reversible Logic

Sujata S Chiwande, Shilpa S Katre, Sushmita S Davali, Jyoti C Kolte
  • International Journal of Engineering Science and Innovative Technology, vol. 2, issue 1, pp. 67-75, 2013.
  • 2013
VIEW 1 EXCERPT