Design of Coarse-Grained Dynamically Reconfigurable Architecture for DSP Applications

@article{Zhang2009DesignOC,
  title={Design of Coarse-Grained Dynamically Reconfigurable Architecture for DSP Applications},
  author={Chenxin Zhang and Thomas Lenart and Henrik Svensson and Viktor {\"O}wall},
  journal={2009 International Conference on Reconfigurable Computing and FPGAs},
  year={2009},
  pages={338-343}
}
This paper presents the design and implementation of a coarse-grained reconfigurable architecture, targeting digital signal processing applications. The proposed architecture is constructed from a mesh of resource cells, containing separated processing and memory elements that communicate via a hybrid interconnect network. Parameterizable design of resource cells enables flexible mapping of arbitrary applications at system compile-time, and the feature of dynamic reconfigurability provides… CONTINUE READING

References

Publications referenced by this paper.
Showing 1-10 of 13 references

Technical Specifications and Technical Reports for a UTRANbased 3GPP system

3GPP
June 2009, http://www.3gpp.org. • 2009
View 2 Excerpts

A Hybrid Interconnect Network-on-Chip and a Transaction Level Modeling Approach for Reconfigurable Computing

4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008) • 2008
View 1 Excerpt

A highly parameterizable parallel processor array architecture

2006 IEEE International Conference on Field Programmable Technology • 2006
View 1 Excerpt

Architectures for Dynamic Data Scaling in 2/4/8K Pipeline FFT Cores

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2006
View 1 Excerpt

Similar Papers

Loading similar papers…