Design of Charge Pump Circuit for PLL Application: A Review

  title={Design of Charge Pump Circuit for PLL Application: A Review},
  author={Deepshikha Mittal and Virendra Kumar Verma},
  journal={International journal of engineering research and technology},
  • D. Mittal, V. Verma
  • Published 14 May 2015
  • Engineering
  • International journal of engineering research and technology
In this paper, deals with different approaches to design a high speed CMOS charge pump circuit for PLL application. A charge pump is a kind of DC to DC converter that uses capacitors as energy storage elements to create either a higher or lower voltage power source. Charge pump make use of switching devices for controlling the connection of voltage to the capacitor. Charge pump is one of the important parts of PLL which converts the phase or frequency difference information into a voltage, used… 

Figures and Tables from this paper



Fast Charge Pump Circuit for PLL using 50nm CMOS Technology

PLL being a mixed signal circuit involves design challenge at high frequency. This work analyses the design of a mixed signal phase locked loop for faster phase and frequency locking. The performance

Design of a High Performance Charge Pump Circuit for Low Voltage Phase-locked Loops

In this paper, the design of a 1.2 V charge pump circuit suitable for PLL-based frequency synthesizer with low spurious tone requirement is presented. The proposed charge pump circuit improves

Charge Pump Design for PLL Synthesizer

A charge-pump circuit which can be used in PLL synthesizer is designed in TSMC 0.18μm CMOS process. Conventional CMOS charge pump circuits have large current mismatch. An operational amplifier and

A novel CMOS Charge Pump with high performance for phase-locked loops synthesizer

A rail-to-rail operational amplifier is used to enable the CP charge and discharge currents to be match well in a wide output voltage range and a unity-gain amplifier is adopted to eliminate the current sharing problem.

Design of Phase Frequency Detector and Charge Pump for High Frequency PLL

A simple new phase frequency detector and charge pump design are presented in this paper. The proposed PFD uses only 4 transistors and preserves the main characteristics of the conventional PFD. Both

Design of high-performance CMOS charge pumps in phase-locked loops

  • W. Rhee
  • Engineering, Physics
    ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)
  • 1999
The improved design of both the single-ended and the differential charge pumps are presented with the simulation result.

MOS charge pumps for low-voltage operation

New MOS charge pumps utilizing the charge transfer switches (CTSs) to direct charge flow and generate boosted output voltage are described. Using the internal boosted voltage to backward control the

An improved high speed charge pump in 90 nm CMOS technology

Simulation result shows that the charge pump can be applied for 500MHz frequency, with 1.4mW power consumption and current mismatch ratio of charge pump is less than 0.01%, very suitable for high speed PLL application.

Charge pump with perfect current matching characteristics in phase-locked loops

Conventional CMOS charge pump circuits have some current mismatching characteristics. The current mismatch of the charge pump in the PLLs generates a phase offset, which increases spurs in the PLL

Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes

The new proposed circuit with consideration of gate-oxide reliability is designed with two pumping branches and is suitable for applications in low-voltage CMOS processes because of its high pumping efficiency and no overstress across the gate oxide of devices.