Corpus ID: 27848485

Design of 16-bit Vedic Multiplier for Convolutional Encoder using VHDL

@inproceedings{Dagamwar2017DesignO1,
  title={Design of 16-bit Vedic Multiplier for Convolutional Encoder using VHDL},
  author={Bhagyashree. V. Dagamwar and R. Mandavgane and D. M. Khatri},
  year={2017}
}
  • Bhagyashree. V. Dagamwar, R. Mandavgane, D. M. Khatri
  • Published 2017
  • Computer Science
  • In general, multiplication plays an vital role in the development of processors, DSP applications, image processing etc. So, designing of high speed multiplier is a neccesary choice. In this research, design of 4, 8 and 16-bit multiplier based on vedic mathematics has been presented. These multipliers further will be used in the design of convolutional encoder. Here, Urdhava Tiryakbhyam sutra is used for multiplication. It eliminates unwanted multiplication steps and follows a fast… CONTINUE READING

    Figures, Tables, and Topics from this paper

    Explore Further: Topics Discussed in This Paper

    References

    SHOWING 1-8 OF 8 REFERENCES
    RTL design and VLSI implementation of an efficient convolutional encoder and adaptive Viterbi decoder
    • G. Suganya, G. Kavya
    • Computer Science
    • 2013 International Conference on Communication and Signal Processing
    • 2013
    • 13
    High speed and area efficient vedic multiplier
    • 71
    High speed vedic multiplier designs-A review
    • 43
    Implementation of Convolutional encoder and Viterbi decoder using Verilog HDL
    • 28
    Multiplier design based on ancient Indian Vedic Mathematics
    • 202
    G.kavya, RTL Design and VLSI Implementation of an efficient Convolutional Encoder International Journal of Computer Applications
    • International Conference on Quality Up-gradation in Engineering Science and Technology,
    • 2016
    Vedic Mathematics or Sixteen Simple Sutras from the Vedas
    • Motilal Banarsidas
    • 1986