• Corpus ID: 27848485

Design of 16-bit Vedic Multiplier for Convolutional Encoder using VHDL

  title={Design of 16-bit Vedic Multiplier for Convolutional Encoder using VHDL},
  author={Bhagyashree. V. Dagamwar and Rajashree N. Mandavgane and D. M. Khatri},
In general, multiplication plays an vital role in the development of processors, DSP applications, image processing etc. So, designing of high speed multiplier is a neccesary choice. In this research, design of 4, 8 and 16-bit multiplier based on vedic mathematics has been presented. These multipliers further will be used in the design of convolutional encoder. Here, Urdhava Tiryakbhyam sutra is used for multiplication. It eliminates unwanted multiplication steps and follows a fast… 
1 Citations

Figures and Tables from this paper

Comparative Analysis of Vedic Multiplier using Various Adder Architectures

The performance of a microprocessor depends on the efficient multiplier as it is one of the most principal component in various digital circuits. This paper reviews optimization techniques for high



RTL design and VLSI implementation of an efficient convolutional encoder and adaptive Viterbi decoder

  • G. SuganyaG. Kavya
  • Computer Science
    2013 International Conference on Communication and Signal Processing
  • 2013
Here, the features of Convolutional encoder and decoder architecture are introduced and the way it can be implementable as an ASIC and the Viterbi Decoder is designed for faster decoding speed and less routing area with a special path management unit.

High speed and area efficient vedic multiplier

The efficiency of Urdhva Triyagbhyam Vedic method for multiplication which strikes a difference in the actual process of multiplication itself is presented, which enables parallel generation of partial products and eliminates unwanted multiplication steps.

High speed vedic multiplier designs-A review

Compressor based Vedic Multipliers based on Vedic mathematics show considerable improvements in speed and area efficiency over the conventional ones.

Implementation of Convolutional encoder and Viterbi decoder using Verilog HDL

A Convolutional encoder and Viterbi decoder with a constraint length of 7 and code rate of 1/2 is presented, realized using Verilog HDL.

Design of High Speed Vedic Multiplier using Vedic Mathematics Techniques

The work has proved the efficiency of Urdhva Triyagbhyam- Vedic method for multiplication which strikes a difference in the actual process of multiplication itself, giving minimum delay for multiplication of all types of numbers, either small or large.

Multiplier design based on ancient Indian Vedic Mathematics

Vedic mathematics is the name given to the ancient Indian system of mathematics that was rediscovered in the early twentieth century from ancient Indian sculptures (Vedas). It mainly deals with Vedic

Vedic Mathematics or Sixteen Simple Sutras from the Vedas

  • Motilal Banarsidas
  • 1986

G.kavya, RTL Design and VLSI Implementation of an efficient Convolutional Encoder International Journal of Computer Applications

  • International Conference on Quality Up-gradation in Engineering Science and Technology,
  • 2016