Design-for-testability techniques for detecting delay faults in CMOS/BiCMOS logic families

@article{Raahemifar2000DesignfortestabilityTF,
  title={Design-for-testability techniques for detecting delay faults in CMOS/BiCMOS logic families},
  author={Koomran Raahemifar and Majid Ahmadi},
  journal={IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing},
  year={2000},
  volume={47},
  pages={1279-1290}
}
  • K. Raahemifar, M. Ahmadi
  • Published 1 November 2000
  • Computer Science
  • IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing
The delay fault testing in logic circuits is studied. It is shown that by detecting delayed time response in a transistor circuit, two types of faults are detected: (1) faults which cause delayed transitions at the output node due to some open defects and (2) faults which cause an intermediate voltage level at the output node. A test circuit is presented which enables the concurrent detection of delay faults. The proposed delay fault testing circuit does not substantially degrade the speed of… 
Improved IDDQ design-for-testability technique to detect CMOS stuck-open faults
  • A. Noore
  • Engineering
    IEICE Electron. Express
  • 2007
: This paper presents a novel design-for-testability technique to reliably detect stuck-open faults in CMOS complex gates. The modified design uses an additional pair of transistors to establish a
An On-Line BIST Technique for Delay Fault Detection in CMOS Circuits
TLDR
A novel built-in self-test (BIST) technique is presented for detecting delay faults in CMOS logic circuits that does not need test-pattern generation, and thus can be used for robust on-line testing.
A DFT technique for low frequency delay fault testing in high performance digital circuits
TLDR
Simulations for the adder demonstrate that this DFT technique can detect delay faults greater than 35 ps and improves delay fault detection capability and allows at least 10/spl times/ reduction in test mode clock frequency.
Delay fault testing and silicon debug using scan chains
TLDR
A novel technique to reuse the existing scanpaths in a chip for delay fault testing and silicon debug is described, which facilitates an efficient scheme for detecting and debugging delay faults and has minimal area and power overhead.
On-Chip Delay Measurement Based Response Analysis for Timing Characterization
TLDR
The timing characterization techniques presented in this paper overcome the observability limitations of existing timing characterization schemes in achieving the aforementioned goals, thus enabling quick and efficient timing characterization of DSM ICs.
On-chip delay measurement for silicon debug
TLDR
An on-chip scheme for delay fault detection and performance characterization is presented that allows for accurate measurement of delays of speed paths for speed binning and facilitates a systematic and efficient test and debug scheme fordelay faults.
Modified Stability Checking for On-line Error Detection
  • Satish Yada, B. Amrutur, R. Parekhji
  • Computer Science
    20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)
  • 2007
TLDR
A unified error detection technique, based on stability checking, for on-line detection of delay, crosstalk and transient faults in combinational circuits and SEUs in sequential elements and a novel checker circuit is proposed to realize this scheme.
A unified test architecture for on-line and off-line delay fault detections
TLDR
A unified delay test architecture is proposed, in which the design resources for on-linedelay fault detection can be reused to support off-line delay testing.
Test and Debug in Deep-Submicron Technologies
TLDR
An insight into test challenges arising out of deep submicron technologies and effective approaches to tackle the same are presented.
Delay testability properties of circuits implementing threshold and symmetric functions
  • Piotr Patronik
  • Mathematics, Computer Science
    8th Euromicro Conference on Digital System Design (DSD'05)
  • 2005
TLDR
It is proved that robust delay testability of some class of multi-output threshold circuits depends only on the set of well-defined properties of the merging circuits.
...
...

References

SHOWING 1-10 OF 16 REFERENCES
Testable design for BiCMOS stuck-open fault detection
TLDR
A new design for testability scheme is presented for single BJT BiCMOS logic gates which uses only two extra transistors to improve the circuit testability regardless of timing skews/delays, glitches or charge sharing among internal nodes.
Novel design for testability schemes for CMOS ICs
The authors present ideas for addressing the problem of detecting non-stuck-at faults in CMOS circuits that cannot be revealed by means of conventional methods (i.e., as logical errors in the
Test generation for BiCMOS circuits
TLDR
A procedure for obtaining test vectors/sequences for testing of faults manifesting as enhanced I/sub DDQ/ delay faults and sequential behavior is presented.
Design of CMOS circuits for stuck-open fault testability
A CMOS design that offers highly testable CMOS circuits is presented. The design requires a minimal amount of extra hardware for testing. The test phase for the proposed design is simple and uses a
BiCMOS fault models: is stuck-at adequate?
  • M. Levitt, K. Roy, J. Abraham
  • Engineering
    Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors
  • 1990
TLDR
Through the use of transient analysis it is shown that the only way to insure proper functioning of BiCMOS circuits is to test for delay faults, and more importantly, tests for stuck-at faults will not detect realistic features in Bi CMOS technology.
Highly testable design of BiCMOS logic circuits
Most of the work reported in the literature to date on the testability of BiCMOS circuits has concentrated on fault characterization and the need for a suitable testing method that can address the
Behavior of faulty single BJT BiCMOS logic gates
TLDR
The logic behavior of single BJT BiCMOS devices under transistor level shorts and opens is examined and faults that cause the gate to exhibit sequential behavior were observed.
Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits
TLDR
It is shown that all single FET stuck-open faults, in a specific design using a single CMOs complex gate, are detectable by tests that remain valid in the presence of arbitrary circuit delays.
DELAY TESTING OF DIGITAL CIRCUITS BY OUTPUT WAVEFORM ANALYSIS
TLDR
A new method for delay fault testing of digital circuits is presented, where instead of only latching the outputs at the sampling time, the output waveforms between samples are analyzed as well, and two classes of output waveform analysis are discussed.
Test considerations for BiCMOS logic families
The testability of various BiCMOS logic families is examined. For each design style the adequacy of stuck-at and quiescent current testing is explored. It is shown that while stuck-at and I/sub ddq/
...
...