Design and verification of sensorless BLDC motor start-up logic with FPGA

Abstract

This paper shows the Design and implementation of sensorless BLDC motor drive logic with FPGA. In this paper BEMF method was used to detect rotator position and start-up algorithm and implementation were suggested. This system was operated with the supply voltage range up to 24 V at 1.5A, 120mNm load. 
DOI: 10.1109/ISOCC.2016.7799817

Topics

  • Presentations referencing similar topics