Design and implementation of boundary scan testing of core logic on FPGA


Boundary Scan technique is one of the strategies of testing Integrated Circuits (ICs), wiring connections on printed circuit boards or sub-modules. The boundary scan circuitry is inserted at the inputs of ICs and testing is done by feeding test patterns. To overcome the drawbacks of primitive testing methods like in-circuit, functional testing techniques, a… (More)

16 Figures and Tables


  • Presentations referencing similar topics