Design and implementation of a reconfigurable architecture for (528, 518) Reed-Solomon codec IP


In this paper, an area-efficient Reed-Solomon (RS) codec IP with composite-field inverter is presented. For some specific applications such as flash memory controller using RS (528, 518) code over GF(2/sup 10/) to correct 4 errors, the RS decoder will stop receiving any new codeword until the on-going erroneous codeword to be corrected. It is that the… (More)


3 Figures and Tables

Slides referencing similar topics