Design and implementation of 4 bit Flash ADC using low power low offset dynamic comparator

@article{Biswas2015DesignAI,
  title={Design and implementation of 4 bit Flash ADC using low power low offset dynamic comparator},
  author={Suman Biswas and J. K. Das and R. Maruthi Prasad},
  journal={2015 International Conference on Electrical, Electronics, Signals, Communication and Optimization (EESCO)},
  year={2015},
  pages={1-6}
}

From This Paper

Topics from this paper.

Citations

Publications citing this paper.
Showing 1-3 of 3 extracted citations

Low power dynamic comparator for 4 — bit Flash ADC

2016 IEEE International Conference on Computational Intelligence and Computing Research (ICCIC) • 2016
View 5 Excerpts
Highly Influenced

Design of power efficient hybrid flash-successive approximation register analog to digital converter

2017 International Conference on Communication and Signal Processing (ICCSP) • 2017
View 3 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…