Design and experimental verification of on-chip signal integrity analyzer (OSIA) scheme for eye diagram monitoring of a high-speed serial link

@article{Shin2011DesignAE,
  title={Design and experimental verification of on-chip signal integrity analyzer (OSIA) scheme for eye diagram monitoring of a high-speed serial link},
  author={Minchul Shin and Myunghoi Kim and Kyoungchoul Koo and Sunkyu Kong and Joungho Kim},
  journal={2011 IEEE International Symposium on Electromagnetic Compatibility},
  year={2011},
  pages={119-125}
}
Recently, bandwidth of data channel has increased with the development of high-performance electronic system. The method used to characterize the channel is important for successful channel design. However, conventional methods have several disadvantages to characterize the whole high-speed serial link including on-chip and package channel. In this paper, we design and experimental verification of on-chip signal integrity analyzer (OSIA) scheme for high-speed data transmission. The designed… CONTINUE READING
1 Citations
9 References
Similar Papers

Citations

Publications citing this paper.

References

Publications referenced by this paper.
Showing 1-9 of 9 references

A Novel Systematic Approach for Equivalent Model Extraction of Embedded High-Speed Interconnects in Time Domain

  • T. Wu, C. Kuo, H. Chang, J. Hsieh
  • IEEE Trans. Electromagnetic Compatibility,
  • 2003
1 Excerpt

An 8-Gb/s Simultaneous Bidirectional Link With On-Die Waveform Capture

  • Bryan Casper, Aaron Martin, James E. Jaussi, Joe Kennedy, Randy Mooney
  • IEEE Journal of Solid-State Circuits,
  • 2003
2 Excerpts

Design of Analog CMOS Integrated Circuit

  • Behzad Razabi
  • Mc Graw Hill,
  • 2001

A 10Gb/s Two-Dimensional Eye-Opening Monitor in 0.13um Standard CMOS

  • Behnam Anaui, Alexander Rylyakov, Sergey Rylov, Mounir Meghelli, Ali Hajimiri
  • IEEE Journal of Solid-State Circuits
  • 1998
2 Excerpts

Maneatis, “Low-Jitter Process-Independent DLL and PLL Based On Self-Biased Techniques

  • G. John
  • IEEE Journal of Solid-State Circuits,
  • 1996
1 Excerpt

Low - Jitter ProcessIndependent DLL and PLL Based On SelfBiased Techniques ”

  • Jun So Pak, John G. Maneatis
  • IEEE Journal of Solid - State Circuits

Similar Papers

Loading similar papers…