Design and evaluation of an auto-memoization processor

@inproceedings{Tsumura2007DesignAE,
  title={Design and evaluation of an auto-memoization processor},
  author={Tomoaki Tsumura and Ikuma Suzuki and Yasuki Ikeuchi and Hiroshi Matsuo and Hiroshi Nakashima and Yasuhiko Nakashima},
  booktitle={Parallel and Distributed Computing and Networks},
  year={2007}
}
This paper describes the design and evaluation of an auto-memoization processor. The major point of this proposal is to detect the multilevel functions and loops with no additional instructions controlled by the compiler. This general purpose processor detects the functions and loops, and memoizes them automatically and dynamically. Hence, any load modules and binary programs can gain speedup without recompilation or rewriting. We also propose a parallel execution by multiple speculative cores… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 18 CITATIONS

Input Entry Integration for an Auto-Memoization Processor

  • 2011 Second International Conference on Networking and Computing
  • 2011
VIEW 6 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Leveraging Hardware Caches for Memoization

  • IEEE Computer Architecture Letters
  • 2018
VIEW 3 EXCERPTS
CITES BACKGROUND & METHODS

MUVR: Supporting Multi-User Mobile Virtual Reality with Resource Constrained Edge Cloud

  • 2018 IEEE/ACM Symposium on Edge Computing (SEC)
  • 2018
VIEW 1 EXCERPT
CITES BACKGROUND

Exploiting Bloom Filters for Saving Power Consumption of Auto-Memoization Processor

  • 2016 Fourth International Symposium on Computing and Networking (CANDAR)
  • 2016
VIEW 1 EXCERPT
CITES METHODS

Value Reuse Potential in ARM Architectures

  • 2016 28th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)
  • 2016
VIEW 1 EXCERPT
CITES BACKGROUND

Similar Papers

Loading similar papers…