Design and analysis of source coupled logic circuits


In this paper, full adder circuits are implemented in pass transistor, CMOS and Source Coupled Logic and analyzed. SCL circuit is further minimized using multiplexer minimization technique and provides to an enhanced performance. Delay, power dissipation, number of transistors, current spike and their product are considered the performance metrics for the… (More)


12 Figures and Tables