Design and Verification of Low Power SRAM using 8T SRAM Cell Approach

@article{Rahman2013DesignAV,
  title={Design and Verification of Low Power SRAM using 8T SRAM Cell Approach},
  author={Nahid Rahman and B. Prasad Singh},
  journal={International Journal of Computer Applications},
  year={2013},
  volume={67},
  pages={11-15}
}
  • Nahid Rahman, B. Singh
  • Published 18 April 2013
  • Engineering
  • International Journal of Computer Applications
SRAM cell stability will be a primary concern for future technologies due to variability and decreasing power supply voltages. Advances in chip designing have made possible the design of chips at high integration and fast performance. Lowering power consumption and increasing noise margin have become two central topics in every state of SRAM designs.The Conventional 6T SRAM cell is very much prone to noise during read operation. To overcome the read SNM problem in 6T SRAM cell, researchers have… 

Figures and Tables from this paper

Performance Analysis of 6T SRAM Cell on Planar and FinFET Technology

  • Aswathy A KumarAnu Chalil
  • Engineering, Computer Science
    2019 International Conference on Communication and Signal Processing (ICCSP)
  • 2019
TLDR
The purpose of this study is to simulate and evaluate the performance of planar and FinFET-based 6T SRAM cell and compare their results and Hspice is used in 16nm technology.

Performance analysis of 22NM FinFET-based 8T SRAM cell

TLDR
In 8T SRAM, the two additional access transistors eliminate the discharging path from RBL to ground in 6T SRam cell which in turn help in improving the stability of read operation in 8TSRAM, which has shown better stability than 6T and 8T MOSFET-based SRAM cell in retention mode, read mode and write mode.

Simulation of 6T and 8T SRAM Cell with Power Dissipation Analysis

Reducing the power consumption in a VLSI circuits is a prime concern now a days. Memory circuits plays an important role in the design of electronic small power devices. Almost every digital systems

Designing 10T SRAM for noise and Leakage Power Reduction using Stack Transistor Technique – A Review

The SRAM Semiconductor memory, utilize a bistable latch circuit to store logic 1 or 0 data. It differs from dynamic RAM (DRAM) which requires a periodic refresh operation to store logical data. SRAM

Design and Comparison of Various Low Power nT SRAM Cells

Modern ICs are enormously complicated due to decrease in device size and increase in chip density involving several millions of transistors per chip. The rules for what can and cannot be manufactured

A REVIEW ON LOW POWER SRAM

The main issue in VLSI design are optimizing speed, scaling in silicon technology and increased packing density. These issues account for increased power dissipation in SoC (System on Chips) making

Comparative Analysis of Digital Circuits Using 16 nm FinFET and HKMG PTM Models

TLDR
These 6T and 8T SRAM cells are constructed using High-K Metal Gate and FinFET for low power embedded memory applications and their performance is analyzed and compared in terms of basic parameters, such as power consumption and static noise margin (SNM).

Analyzing the Impact of Sleep Transistor on SRAM

TLDR
The effect of sleep transistor in active mode is implemented and resulting SRAM is found to dissipate 32% less power than conventional SRAM.

Review on Performance of Static Random Access Memory (SRAM)

TLDR
Different static random access memory are designed in order to satisfy low power, high performance circuit and the extensive survey on features of various static randomAccess memory(SRAM) designs were reported.

Review on Performance of Static Random Access Memory (SRAM)

T he power consumption is a major concern these days for long operational life. Although various types of techniques to reduce the power dissipation has been developed. One of the most adopted method

References

SHOWING 1-10 OF 17 REFERENCES

Variation tolerant 9T SRAM cell design

TLDR
A novel 9T SRAM cell topology is proposed which achieves both cell stability as well as prevents bit-line leakage and the bitline leakage power consumption is reduced.

Static Noise Margin Analysis of Various SRAM Topologies

TLDR
The supply voltage is reduced drastically which reduces the threshold voltage of the cell which results in reduction of the Static Noise Margin (SNM) of the phone cell and affect the data stability of thecell, seriously.

Stable SRAM cell design for the 32 nm node and beyond

TLDR
This work demonstrates the smallest 6T and full 8T-SRAM cells to date and provides a much greater enhancement in stability by eliminating cell disturbs during a read access, thus facilitating continued technology scaling.

A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications

TLDR
To help overcome limits to the speed of conventional SRAMs, this work has developed a read-static-noise-margin-free SRAM cell that consists of seven transistors used to achieve both low-VDD and high-speed operations.

Static Noise Margin of 6T SRAM Cell in 90-nm CMOS

TLDR
The simulation results were found to be in agreement with the model derived by Seevinck et al.

Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies

TLDR
This paper analyzes the read stability N-curve metrics and compares them with the commonly used static noise margin (SNM) metric defined by Seevinck, and demonstrates that the new metrics provide additional information in terms of current, which allows designing a more robust and stable cell.

Static noise margin variation for sub-threshold SRAM in 65-nm CMOS

TLDR
This paper analyzes SNM for sub-threshold bitcells in a 65-nm process for its dependency on sizing, VDD, temperature, and local and global threshold variation and provides a model that allows estimation of the SNM along the worst-case tail of the distribution.

Static-noise margin analysis of MOS SRAM cells

The stability of both resistor-load (R-load) and full-CMOS SRAM cells is investigated analytically as well as by simulation. Explicit analytic expressions for the static-noise margin (SNM) as a

Increasing static noise margin of single-bit-line SRAM by lowering bit-line voltage during reading

TLDR
It is confirmed that the static noise margin in the single-BL SRAM is further increased when the BL is precharged to not VDD but to the lower value in the range of VDD/2 to 3VDD/4.

A read-static-noise-margin-free SRAM cell for low-V/sub dd/ and high-speed applications

  • K. TakedaY. Hagihara H. Kobatake
  • Engineering, Physics
    ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.
  • 2005
A read-static-noise-margin-free SRAM cell consists of seven transistors, several of which are low-V, NMOS transistors used to achieve both low-V/sub dd/ and high-speed operation. A 64 kb SRAM macro