Design and Performance of SMPs With Asynchronous Caches

  title={Design and Performance of SMPs With Asynchronous Caches},
  author={Fong Pong and Michel Dubois and Ken Lee},
Asynchronous, cache coherence, shared-memory multiprocessor, SMP We propose and evaluate a cache-coherent symmetric multiprocessor system (SMP) based on asynchronous caches. In a system with asynchronous caches, processors and memory controllers may observe the same coherence request at different points in time. All protocol transactions are unidirectional and processors do not report snoop results. The need for an extensive interlocking protocol between processor nodes and memory controller… CONTINUE READING
4 Citations
23 References
Similar Papers


Publications referenced by this paper.
Showing 1-10 of 23 references

Performance Characterization of a Quad Pentium Pro SMP Using OLTP Workloads

  • K. Keeton, D. A. Patterson, He Y.Q., R. C. Raphael, Baker W.E.
  • Proc. of the 25th International Symp. on Computer…
  • 1998
Highly Influential
4 Excerpts

AMD Athlon Northbridge with 4x AGP and Next Generation Memory Subsystem

  • C. Keltcher, J. Kelly, +4 authors F. Weber
  • Hot Chips
  • 1999
2 Excerpts

Similar Papers

Loading similar papers…