Corpus ID: 14734774

Design and Optimization on the Interior DAC of SAR ADC

@inproceedings{Xiaomin2012DesignAO,
  title={Design and Optimization on the Interior DAC of SAR ADC},
  author={Pei Xiao-min and Z. Jun},
  year={2012}
}
  • Pei Xiao-min, Z. Jun
  • Published 2012
  • Engineering
    • DAC is an important module within the SAR ADC, innovation design on DAC structure to ensure the accuracy of components is the key component to improve the performance of SAR ADC. Based on the comprehensive analysis on some kinds of DAC structures used in SAR ADC, the traditional structure of the resistance and capacitance structures was optimized and two innovative design methods were proposed in this paper for smaller chip area and higher accuracy, one is based on the non-lumped capacitors… CONTINUE READING
    ipcsit.com
    7 Citations
    Highly Influential Citations
    1
    Background Citations
    2
    Results Citations
    1

    Figures from this paper

    Figures

    7 Citations
    Citation Type

    Citation Type

    Analysis and Experimental Results of Interior DAC of SAR ADC using Cadence
    • Highly Influenced
    • PDF
    Design of a Low Power Multi-Channel 10Bit SAR ADC
    • 1
    6-Bit Charge Scaling DAC and SAR ADC
    • 5
    • PDF
    An ultra low power 8 bit SAR ADC suitable for wireless medical applications
    • K. Diana, D. Moni
    • Computer Science
    • 2014 International Conference on Communication and Signal Processing
    • 2014
    • 4
    Design of a low power 10 bit 300 ksps multi-channel SAR ADC for wireless sensor network applications*
    • 4
    An N-Bit DAC with Adjustable Precision and Range
    Design of high-speed data playback board based on AD9739
    • X. Liu, Guoman Liu, M. Li, Y. Zhang
    • Computer Science
    • 2013 IEEE INTERNATIONAL CONFERENCE ON MICROWAVE TECHNOLOGY & COMPUTATIONAL ELECTROMAGNETICS
    • 2013

    References

    SHOWING 1-9 OF 9 REFERENCES
    Design of Low-DNL SAR ADC
    • 1
    Design of 12-bit C-R hybrid SAR ADC IP core
    • 1
    A 1.8-V 3.1 mW successive approximation ADC in system-on-chip
    • 11
    CMOS Analog Circuit Design
    • 2,619
    • PDF
    CMOS A/D converters using MOSFET-only R-2R ladders
    • 7
    • PDF
    1.8-V 3.1 mW successive approximation ADC in system-on-chip[J
    • 2008
    CMOS Analog Circuit Design［M］
    • CMOS Analog Circuit Design［M］
    • 2002
    Hammerschmied. CMOS A/D Converters Using MOSFET-Only R-2R Ladders[D].Swiss
    • Federal Institute of Technology,
    • 2000
    Research & Progress of Solid State Electronics [J]
    • Research & Progress of Solid State Electronics [J]