• Corpus ID: 14734774

Design and Optimization on the Interior DAC of SAR ADC

@inproceedings{Xiaomin2012DesignAO,
  title={Design and Optimization on the Interior DAC of SAR ADC},
  author={Pei Xiao-min and Zhang Jun},
  year={2012}
}
DAC is an important module within the SAR ADC, innovation design on DAC structure to ensure the accuracy of components is the key component to improve the performance of SAR ADC. Based on the comprehensive analysis on some kinds of DAC structures used in SAR ADC, the traditional structure of the resistance and capacitance structures was optimized and two innovative design methods were proposed in this paper for smaller chip area and higher accuracy, one is based on the non-lumped capacitors… 
ipcsit.com
8 Citations
Highly Influential Citations
1
Background Citations
2
Results Citations
1

Figures from this paper

8 Citations

Analysis and Experimental Results of Interior DAC of SAR ADC using Cadence

TLDR
Optimized design of DAC architecture ensures the accuracy of the components, which improves the performance of SAR ADC, and matching accuracy of integrated capacitors is excellent.

Design of a Low Power Multi-Channel 10Bit SAR ADC

TLDR
To meet the demand of low power multi-channel ADCs, a 10bit 4-channels SAR ADC using CSMC 0.35um 3.3V 2P4M technology was designed, which costs only 300uW under 2V single supply with a sampling rate as high as 300KS/s.

6-Bit Charge Scaling DAC and SAR ADC

TLDR
In this work, 1.1V, 6-bit charge scaling DAC using split array is designed and simulated, and Successive approximation register (SAR) ADC is designed using the binary weighted capacitor array as its DAC for charge redistribution purpose.

An ultra low power 8 bit SAR ADC suitable for wireless medical applications

  • K. B. DianaD. Moni
  • Computer Science, Engineering
    2014 International Conference on Communication and Signal Processing
  • 2014
TLDR
This paper presents an ultra-low power 8-bit Successive Approximation Register (SAR) ADC, suitable for biomedical applications, and implemented in 0.18μm CMOS technology with 1.8V as the supply voltage.

Design of a low power 10 bit 300 ksps multi-channel SAR ADC for wireless sensor network applications

TLDR
A single ended energy-saving split capacitor DAC array and a latch comparator with a rail to rail input stage are utilized to implement the SAR ADC, which can reduce power dissipation while expanding the full scale input range and improve the signal-to-noise ratio (SNR).

Design of a low power 10 bit 300 ksps multi-channel SAR ADC for wireless sensor network applications*

TLDR
A single ended energy-saving split capacitor DAC array and a latch comparator with a rail to rail input stage are utilized to implement the SAR ADC, which can reduce power dissipation while expanding the full scale input range and improve the signal-to-noise ratio (SNR).

An N-Bit DAC with Adjustable Precision and Range

TLDR
This architecture uses M bits of the N-bit DAC to adjust precision by changing the current of the voltage division circuit, which alters the range of the DAC to a certain extent.

Design of high-speed data playback board based on AD9739

TLDR
This paper focuses on the hardware and software implementation of target DA board which has multi-channel synchronization function and can be used as single- channel, dual-channel, three-channel and four-channel data playback board.

References

SHOWING 1-9 OF 9 REFERENCES

Design of Low-DNL SAR ADC

Reducing the DNL error and ensuring the precision of components are the keys to improve the performance of SAR ADC. Based on comprehensive analysis of the interior DAC structure of SAR ADC,the paper…

Design of 12-bit C-R hybrid SAR ADC IP core

Based on the in-depth analysis about successive approximation register analog to digital converter SAR ADC, a modified D/A structure and a optimal comparator are proposed, and realized a SAR ADC IP…

CMOS Analog Circuit Design

A 1.8-V 3.1 mW successive approximation ADC in system-on-chip

TLDR
A 10-bit 2.5 Msample/s successive approximation analog-to-digital converter for SoC system using an offset cancellation method and together with an added bit and an offset compensation comparator the speed and accuracy is increased.

CMOS A/D converters using MOSFET-only R-2R ladders

xi Zusammenfassung – xiii

CMOS Analog Circuit Design［M］

  • CMOS Analog Circuit Design［M］
  • 2002

Hammerschmied. CMOS A/D Converters Using MOSFET-Only R-2R Ladders[D].Swiss

  • Federal Institute of Technology,
  • 2000

Research & Progress of Solid State Electronics [J]

  • Research & Progress of Solid State Electronics [J]

1.8-V 3.1 mW successive approximation ADC in system-on-chip[J

  • 2008