Corpus ID: 212553374

Design and Implementation of Ternary Logic Gates over a Quaternary Logic

@inproceedings{Rao2016DesignAI,
  title={Design and Implementation of Ternary Logic Gates over a Quaternary Logic},
  author={Divyanshu Rao and R. Mohan},
  year={2016}
}
Ternary logic is MVL compliant. However, only three logic states are used “0”, “1” and “2”. The optimum radix (r) of a fractional number is found to be the natural logarithm (e). Ternary logic uses number representation with r=3, compared to quaternary logic which uses r=4, hence the most economical integer radix which is the closest to the natural logarithm e, is base 3 [3]. This special property of base 3 inspired the early computer designers to build a ternary computer. According to the… Expand

Figures and Tables from this paper

References

SHOWING 1-10 OF 14 REFERENCES
Low power dissipation MOS ternary logic family
Logical Design of Ternary Switching Circuits
Design of 3-Valued R-S & D Flip-Flops Based on Simple Ternary Gates
The Prospects for Multivalued Logic: A Technology and Applications View
Injected voltage low-power CMOS for 3-valued logic
A multiple valued logic: a tutorial and appreciation
Balla and Andreas Antoniou “ low power dissipation MOS ternary logic family ” , fellow , IEEE
  • Design Of 3Valued RS & D Flip – Flops Based on Simple Ternary Gates
  • 2002
Third Base
  • American Scientist, 89(6):490–494, Nov-Dec
  • 2001
...
1
2
...