• Corpus ID: 15249542

Design and Implementation of Low Power 4:1 Multiplexer using Adiabatic Logic

@inproceedings{Hooda2013DesignAI,
  title={Design and Implementation of Low Power 4:1 Multiplexer using Adiabatic Logic},
  author={Jyoti Hooda and Shweta Chawla},
  year={2013}
}
The main and highly concerned issue in the low power VLSI design circuits is Power dissipation. The basic approaches that we used for reducing energy/power dissipation in conventional CMOS circuits include reducing the supply voltages, on decreasing node capacitances and minimize the switching activities with efficient charge recovery logic. The Adiabatic switching technique based upon the energy recovery principle is one of the techniques which is widely used to achieve low power VLSI design… 

Figures from this paper

Design Low Power High Performance 8 : 1 MUX using Transmission Gate Logic ( TGL )

Abstract—In this paper, the primary and extremely engrossing issue within the low power VLSI circuits is Power dissipation. The fundamental approaches that we used for reducing power and energy

IMPLEMENTATION AND ANALYSIS OF POWER REDUCTION IN 2 TO 4 DECODER DESIGN USING ADIABATIC LOGIC

TLDR
This paper has reduced the power consumption of 2 to 4 decoder circuit by taking a time varying source instead of DC supply and obtained the further results.

Power Optimization of 8:1 MUX using Transmission Gate Logic (TGL) with Power Gating Technique

TLDR
The results of this paper are simulated on cadence virtuoso tool realized in 45nm technology with reduction of 4.021fW power, 7.381pA current and 0.7V supply voltage.

Power Optimization In Digital Circuits Using Modified Ultra Low Power NAND Gates

  • Radhika
  • Computer Science, Engineering
  • 2015
TLDR
The sleepy keeper approach when combined with sleepy stack approach solves the area penalty with the stack approach and is the most efficient method for leakage reduction and maintains the logic of the circuit with lesser area.

Design of Low Power 4-bit ALU Using Adiabatic Logic

TLDR
This paper presents the implementation of a 4-bit Arithmetic Logic Unit (ALU) using Complementary Energy Path Adiabatic Logic (CEPAL), which has proved its advantage through the minimization of the 1/2CVdd2 energy dissipation occurring every cycle.

Power reduction technique using adiabatic logic

TLDR
This paper presents the implementation of a 4-bit serial in serial out (SISO) shift register and a 2-to-1 multiplexer using Complementary Energy Path Adiabatic Logic (CEPAL), which proves that the CEPAL shift register is 76% more power efficient than the CMOS shift register at 100MHz and at 2.5V operating voltage.

Calculation of Power and Delay of a 4 : 1 Multiplexer using Low Power Techniques

The Low power has become an important issue in today’s consumer Electronics. Any combinational circuit can be represented as a multiple inputs with single output. Multiplexer is a primary cell for

COMBINATIONAL CIRCUITS USING TRANSMISSION GATE LOGIC FOR POWER OPTIMIZATION

In this paper power and energy dissipation are reduced using transmission gate logic(TGL), which are the challenging factors in the VLSI CMOS design. In order to get strong output level PMOS and NMOS

Area Efficient , Low Power 4 : 1 Multiplexer using NMOS 45 nm Technology

The field of electronics is trending with miniaturization and reduction in the threshold voltage. In this paper, we dealt with the efficient use of die area and optimum usage of power. This paper

References

SHOWING 1-10 OF 17 REFERENCES

Power Efficient VLSI Inverter Design using Adiabatic Logic and Estimation of Power dissipation using VLSI-EDA Tool

Power dissipation becoming a limiting factor in VLSI circuits and systems. Due to relatively high complexity of VLSI systems used in various applications, the power dissipation in CMOS inverter,

A Single Clocked Adiabatic Static Logic—A Proposal for Digital Low Power Applications

TLDR
A modified method to construct adiabatic logic is introduced and the applicability of a one-phase power clock was studied, achieving 77% power saving compared to a conventional CMOS logic.

Evaluation of charge recovery circuits and adiabatic switching for low power CMOS design

A technique called charge recovery or adiabatic switching has been proposed to trade speed for energy consumption in CMOS circuits. We compare the speed/power of charge recovery to standard CMOS

Power minimization in IC design: principles and applications

TLDR
An in-depth survey of CAD methodologies and techniques for designing low power digital CMOS circuits and systems is presented and the many issues facing designers at architectural, logical, and physical levels of design abstraction are described.

Low power design methodologies

TLDR
The present work focuses on the design of low power circuit technologies for portable video-on-demand in wireless communication using CMOS, and the development of algorithms and architectural level methodologies for this purpose.

An investigation into transistor-based adiabatic logic styles

  • M. ArsalanM. Shams
  • Engineering
    The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.
  • 2004
Over the past decade, different adiabatic logic styles for low-power applications have been published. Due to the ever shrinking transistor sizes, devices are able to operate at lower potential

A review of adiabatic computing

  • J. Denker
  • Physics, Computer Science
    Proceedings of 1994 IEEE Symposium on Low Power Electronics
  • 1994
We explain (a) why people want a low-energy computer; (b) under what conditions there is-or is not-an irreducible energy per computation for CMOS circuits; (c) partial versus full adiabatic

An efficient charge recovery logic circuit

TLDR
Efficient charge recovery logic (ECRL) is proposed as a candidate for low-energy adiabatic logic circuit and shows four to six times power reduction with a practical loading and operation frequency range.