Corpus ID: 9189472

Design and Implementation of Full Adder Cell with the GDI Technique Based on 0 . 18 μ m CMOS Technology

@inproceedings{BazzaziDesignAI,
  title={Design and Implementation of Full Adder Cell with the GDI Technique Based on 0 . 18 μ m CMOS Technology},
  author={A. Bazzazi and B. Eskafi}
}
  • A. Bazzazi, B. Eskafi
    • iaeng.org
    10 Citations
    Background Citations
    1
    Methods Citations
    1

    Figures and Tables from this paper

    Figures and Tables

    10 Citations
    Citation Type

    Citation Type

    Design and Implementation of 17 Transistors Full Adder cell
    Full Adder Circuits using Static Cmos Logic Style: A Review
    • 1
    Design and Performance Analysis of 1 bit Full Adder in 45nm Technology Using Multiplexer Based GDI Logic
    • 2016
    • PDF
    A Design of Low Power Low Area High Speed Full Adder Using GDI Technique
    Design & study of a low power high speed full adder using GDI multiplexer
    • Biswarup Mukherjee, A. Ghosal
    • Computer Science
    • 2015 IEEE 2nd International Conference on Recent Trends in Information Systems (ReTIS)
    • 2015
    • 14
    • PDF
    Low Power 10T XOR based 1 Bit Full Adder
    • 1
    • PDF
    Asynchronous design of energy efficient full adder
    • 6
    Design and Implementation of Low-Power High-Speed Full Adder cell using GDI Technique
    • 8
    Full Adder Cells Evaluation for Subthreshold Operation on 32nm CMOS Technology
    • PDF
    Analysis of digital DSP blocks using GDI technology
    • 3

    References

    Two New Low-Power and High-Performance Full Adders
    • 46
    • PDF