Corpus ID: 9189472

Design and Implementation of Full Adder Cell with the GDI Technique Based on 0 . 18 μ m CMOS Technology

@inproceedings{BazzaziDesignAI,
  title={Design and Implementation of Full Adder Cell with the GDI Technique Based on 0 . 18 μ m CMOS Technology},
  author={A. Bazzazi and B. Eskafi}
}
  • A. Bazzazi, B. Eskafi
  • 10 Citations

    Figures and Tables from this paper

    Design & study of a low power high speed full adder using GDI multiplexer
    • Biswarup Mukherjee, A. Ghosal
    • Computer Science
    • 2015 IEEE 2nd International Conference on Recent Trends in Information Systems (ReTIS)
    • 2015
    • 14
    • PDF
    Asynchronous design of energy efficient full adder
    • 6
    Analysis of digital DSP blocks using GDI technology
    • 3

    References

    Two New Low-Power and High-Performance Full Adders
    • 46
    • PDF