Design and Application of Instruction Set Simulator on Multi-Core Verification


Instruction Set Simulator (ISS) is a highly abstracted and executable model of micro architecture. It is widely used in the fields of verification and debugging during the development of microprocessors. However, with the emergence of Chip Multi-Processors, the single-core ISS cannot meet the needs of microprocessor development. In this paper, we introduce our multi-core chip architecture first, after that a general methodology to expand a single-core ISS to a multi-core ISS (MCISS) is proposed. On this basis, a real-time comparison environment is created for multi-core verification, and the problems of multi-core communication and synchronization are addressed gracefully. With the “save and restore” mechanism, the verification procedure and the debugging are speeding up greatly.

DOI: 10.1007/s11390-010-9323-3

1 Figure or Table

Cite this paper

@article{Hu2010DesignAA, title={Design and Application of Instruction Set Simulator on Multi-Core Verification}, author={Xiang-Dong Hu and Yong Guo and Ying Zhu and Xin Guo and Peng Wang}, journal={Journal of Computer Science and Technology}, year={2010}, volume={25}, pages={267-273} }