Design and Analysis of a Portable High-Speed Clock Generator

@inproceedings{Hsu2001DesignAA,
  title={Design and Analysis of a Portable High-Speed Clock Generator},
  author={Terng-Yin Hsu and Chung-Cheng Wang and Chen-Yi Lee},
  year={2001}
}
A new portable clock generator with full pull-in range and fast acquisition is presented in this paper, where it can be developed at hardware description language (HDL) to reduce design cycle as well as improve system-level integration simulation. In the proposed design, frequency tracking is performed by the “ Prune-and-Search” algorithm, and the digital-controlled ring oscillator is constructed by CMOS standard cells. In order to reduce propagation delay of the loop divider, a novel structure… CONTINUE READING
Highly Cited
This paper has 25 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 17 extracted citations

References

Publications referenced by this paper.
Showing 1-9 of 9 references

A high - speed , low - power clock generator for a microprocessor

  • V. R. von Kaenel
  • IEEE J . Solid - State Circuits
  • 1998

A high-speed, low-power clock generator for a microprocessor,”IEEE

  • V. R. von Kaenel
  • J. Solid-State Circuits ,
  • 1998
1 Excerpt

CMOS Digital Integrated Circuits: Analysis & Design

  • S.-M. Kang, Y. Leblebici
  • New York: McGraw-Hill
  • 1996
2 Excerpts

Maneatis, “Low-jitter and process-independent DLL and PLL based on self-biased techniques,

  • J G.
  • IEEE Int. Solid-State Circuits Conf. Session
  • 1996

Fully-integrated CMOS phased-locked loop with 15 to 240 MHz locking range and 50 ps jitter,

  • I. Novof, J. Austin, +6 authors S. Wyatt
  • IEEE Int. Solid- State Circuits Conf.,
  • 1995
1 Excerpt

and C

  • T. Y. Hsu, B. J. Shieh
  • Y. Lee, “An all digital phase-locked loop
  • 1982
1 Excerpt

Similar Papers

Loading similar papers…