Design and Analysis of Low Power and High Speed Dynamic Latch Comparator in 0 . 18 μ m CMOS Process
@inproceedings{MohdDesignAA, title={Design and Analysis of Low Power and High Speed Dynamic Latch Comparator in 0 . 18 μ m CMOS Process}, author={Raja Mohd and Noor Hafizi Raja Daud and M. Reaz and L. F. Rahman} }
amplifier stage is presented. The designed dynamic latch comparator is required for high-speed analog-to-digital converters to get faster signal conversion and to reduce the power dissipation, which is immune to noise than the previous works. In this paper, the design and analysis of a latch comparator using charge sharing circuit topology is illustrated to achieve low power and high-speed operation. The proposed circuit is designed using 0.18µm CMOS process. The simulated results shows that… CONTINUE READING
Figures and Tables from this paper
5 Citations
Design of Low Power & High Speed Comparator with 0.18µm Technology for ADC Application
- Engineering
- 2014
- 3
- PDF
Low Power and High Speed CMOS Comparator for A/D Converter Applications - A Review
- Computer Science
- 2015
- PDF
Analysis and Design of a New Modified Double-Tail Comparator for High Speed ADC Applications: A Review
- Engineering
- 2015
- 1
- Highly Influenced
References
SHOWING 1-2 OF 2 REFERENCES
Design of a CMOS Comparator for Low Power and High Speed
- Proc . IEEE Asian Solid State Circuit Conference ( A - SSCC )