Corpus ID: 18844831

Design a New Architecture of Audio Amplifier Class-D for Cellular Phones

  title={Design a New Architecture of Audio Amplifier Class-D for Cellular Phones},
  author={Kindi Publications and K. E. Khadiri and H. Qjidaa and Sidi Mouhamed and Ben Abbellah},
  • Kindi Publications, K. E. Khadiri, +2 authors Ben Abbellah
  • Published 2014
  • Engineering
  • This paper presents a new architecture of class D audio amplifier with 0.4 W output power and 95% efficiency with an 8 ohm load. This class D uses a pulse width modulation scheme that eliminates the output filter. It operates with a 2.4 V to 5V supply voltage. The fully differential class-D audio amplifier is implemented with a TSMC 0.13-um 2P4M CMOS process, and the chip area is 325 x 300 um2. It has a THD as low as 0.04%, with a flatband response between 20 Hz and 20 kHz. 
    4 Citations

    Figures from this paper

    Class D Audio Amplifier with Reduced Distortion
    • 2
    Class-D Audio Amplifier using Pulse Width Modulation
    • 3
    • PDF
    Design of class-D audio power amplifiers in 130 nm SOI-BCD technology for automotive applications
    • 1
    • PDF
    Intermodulation distortion of class D audio amplifier using pulse density modulation


    A filter free class D audio amplifier with 86% power efficiency
    • 41
    • PDF
    A high efficiency PWM CMOS class-D audio power amplifier
    • 5
    • PDF
    A multi-loop voltage feedback filterless class-D switching audio amplifier using unipolar pulse-width-modulation
    • A. Oliva, S. Ang, T. Vo
    • Engineering, Computer Science
    • IEEE Transactions on Consumer Electronics
    • 2004
    • 45
    • PDF
    PWM Power Audio Amplifier With Voltage/Current Mixed Feedback for High-Efficiency Speakers
    • 43
    A current-mode power sigma-delta modulator for audio applications
    • 23
    Integrated overcurrent protection system for class-D audio power amplifiers
    • M. Berkhout
    • Engineering
    • IEEE Journal of Solid-State Circuits
    • 2005
    • 41
    Modeling and analysis of PSRR in analog PWM class D amplifiers
    • T. Ge, J. Chang, W. Shu
    • Engineering, Computer Science
    • 2006 IEEE International Symposium on Circuits and Systems
    • 2006
    • 14
    Quadratic differential and integration technique in V2 control buck converter with small ESR capacitor
    • 54
    The technical writer's handbook : writing with style and clarity
    • 1,148