Corpus ID: 18895375

Design Trade-offs of a 6 T FinFET SRAM Cell in the Presence of Variations

@inproceedings{Chin2007DesignTO,
  title={Design Trade-offs of a 6 T FinFET SRAM Cell in the Presence of Variations},
  author={Eric B. Chin and M. Dunga and B. Nikoli{\'c}},
  year={2007}
}
As the impact of process variations become increasingly significant in ultra deep submicron technologies, FinFETs are becoming increasingly popular a contender for replacement of bulk FETs due to favorable device characteristics. This paper explores the impacts of random and systematic process variations on SRAM cell stability and timing. The largest contributors to these robustness and timing metrics are identified. Design tradeoffs are explored in optimizing the SRAM cell for increased… CONTINUE READING
18 Citations

Figures and Tables from this paper

20nm FinFET-based SRAM cell: Impact of variability and design choices on performance characteristics
  • Shushanik Karapetyan, Ulf Schlichtmann
  • Engineering, Computer Science
  • 2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)
  • 2017
  • 3
Nanoscale FinFET Based SRAM Cell Design: Analysis of Performance Metric, Process Variation, Underlapped FinFET, and Temperature Effect
  • 59
  • PDF
Ultra-low-leakage, Robust FinFET SRAM Design Using Multiparameter Asymmetric FinFETs
  • A. Guler, N. Jha
  • Engineering, Computer Science
  • ACM J. Emerg. Technol. Comput. Syst.
  • 2016
  • 2
Analysis and design of low power SRAM cell using independent gate FinFET
  • 1
  • PDF
SRAM circuit performance in the presence of process variability of self-aligned multiple patterning
  • 4

References

SHOWING 1-8 OF 8 REFERENCES
The impact of intrinsic device fluctuations on CMOS SRAM cell stability
  • 709
FinFET-based SRAM design
  • 157
  • PDF
Modeling and estimation of failure probability due to parameter variations in nano-scale SRAMs for yield enhancement
  • 91
  • PDF
Fluctuation limits & scaling opportunities for CMOS SRAM cells
  • 185
  • PDF
Static-noise margin analysis of MOS SRAM cells
  • 1,340
  • PDF
Technology and circuit design considerations in quasi-planar double-gate SRAM
  • 29
Dependability analysis of nano-scale FinFET circuits
  • 47
  • PDF
Design Optimization of Ultra-Scaled Transistors and the Impact of Process Variations
  • EECS Department, Technical Report UCB/ERL M04/48, UC Berkeley, 2004.
  • 2004