Design Procedure for Two-Stage CMOS Transconductance Operational Amplifiers : A Tutorial

@inproceedings{Palmisano2001DesignPF,
  title={Design Procedure for Two-Stage CMOS Transconductance Operational Amplifiers : A Tutorial},
  author={Giuseppe Palmisano and Gaetano Palumbo and Salvatore Pennisi},
  year={2001}
}
This paper deals with well-defined design criteria for two-stage CMOS transconductance operational amplifiers. A novel and simple design procedure is presented, which allows electrical parameters to be univocally related to the value of each circuit element and biasing value. Unlike previous methods, the proposed one is suited for a pencil-and-paper design and yields accurate performance optimization without introducing unnecessary circuit constraints. Bandwidth optimization strategies are also… CONTINUE READING
Highly Cited
This paper has 87 citations. REVIEW CITATIONS
54 Citations
21 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 54 extracted citations

88 Citations

051015'05'08'11'14'17
Citations per Year
Semantic Scholar estimates that this publication has 88 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 21 references

CMOS output stages for low voltage power supply.

  • G. Palmisano, G. Palumbo, R. Salerno
  • IEEE Trans. on CAS part II
  • 2000
1 Excerpt

Analysis and compensation of two - pole amplifiers with a polezero doublet

  • G. Palmisano, G. Palumbo
  • IEEE Trans . on CAS part I
  • 1999

An accurate analysis of the frequency behavior of CMOS differential stages.

  • G. Palmisano, G. Palumbo
  • IEEE Trans. on Education
  • 1998
1 Excerpt

A compensation strategy for two-stage CMOS opamps based on current buffer.

  • G. Palmisano, G. Palumbo
  • IEEE Trans. on Circuits and Systems (part I)
  • 1997
2 Excerpts

Simplified model of an amplifier with two poles and a pole-zero doublet.

  • G. Palmisano, G. Palumbo
  • ICECS 96,
  • 1996
2 Excerpts

A very efficient CMOS low voltage output stage.

  • G. Palmisano, G. Palumbo
  • IEE Electronics Letters
  • 1995
1 Excerpt

An optimized compensation strategy for two-stage CMOS OP AMPS.

  • G. Palmisano, G. Palumbo
  • IEEE Trans. on Circuits and Systems (part I)
  • 1995
1 Excerpt

Low-power low-voltage VLSI operational amplifier cells

  • J. Huijsing, R. Hogervorst, K. de Langen
  • “IEEE Trans. on Circuits and Systems (part II)
  • 1995
1 Excerpt

Design of Analog

  • K. Laker, W. Sansen
  • Integrated Circuits and Systems, McGraw-Hill,
  • 1994
1 Excerpt

Analysis and Design of Analog Integrated Circuits, 3rd ed

  • P. Gray, R. Meyer
  • 1993
1 Excerpt

Similar Papers

Loading similar papers…