Dependable design technique for system-on-chip

Abstract

Abstract A technique for highly reliable digital design for two FPGAs under a processor control is presented. Two FPGAs are used in a duplex configuration system design, but better dependability parameters are obtained by the combination of totally self-checking blocks based on a parity predictor. Each FPGA can be reconfigured when a SEU fault is detected… (More)
DOI: 10.1016/j.sysarc.2007.09.003

Topics

Statistics

0102030201520162017
Citations per Year

Citation Velocity: 7

Averaging 7 citations per year over the last 3 years.

Learn more about how we calculate this metric in our FAQ.

Cite this paper

@article{Kubalk2008DependableDT, title={Dependable design technique for system-on-chip}, author={Pavel Kubal{\'i}k and Hana Kubatova}, journal={Journal of Systems Architecture - Embedded Systems Design}, year={2008}, volume={54}, pages={452-464} }