• Corpus ID: 111110458

Delay Comparison of 4 by 4 Vedic Multiplier based on Different Adder Architectures using VHDL

@inproceedings{Sharma2013DelayCO,
  title={Delay Comparison of 4 by 4 Vedic Multiplier based on Different Adder Architectures using VHDL},
  author={Gaurav Kumar Sharma and Arjun Singh and Himanshu Joshi and Satish Kumar Alaria},
  year={2013}
}
This paper presents a delay comparison of two different multipliers for unsigned data, one uses a ripple carry and the second one uses a carry-lookahead adder. The 4×4 Vedic multiplier module using Urdhva Tiryakbhyam Sutra uses four 2×2 Vedic multiplier modules. Urdhva tiryakbhyam Sutra is most powerful Sutra, giving minimum delay for multiplication of all types of numbers, either small or large. Urdhva Triyagbhyam– Vedic method for multiplication which strikes a difference in the real process… 

Figures from this paper

Design and Implementation of 16 X 16 High speed Vedic multiplier using Brent Kung Adder

TLDR
The combinational path delay of 16x16 bit Vedic multiplier obtained after synthesis is compared with Vedic multipliers using MUX based adder and it is found that the proposed Vedicmultiplier circuit seems to have better performance in terms of speed.

Delay Comparison for 16x16 Vedic Multiplier Using RCA and CLA

TLDR
This paper proposes the Vedic multiplier using the adders ripple carry adder (RCA) and carry look ahead adder(CLA) and puts forward that CLA is better than RCA.

High speed Vedic multiplier design and implementation on FPGA

TLDR
Compressor based Vedic Multipliers show considerable improvements in speed and area efficiency.

Design of the 16-bit Vedic Multiplier Based on Compressor Adder

TLDR
The work has proved the efficiency of Urdhva tiryakbhyam – Vedic method for multiplication which strikes a difference in the actual process of multiplication itself, which enables parallel generation of intermediate products, eliminates unwanted multiplication steps with zeros and scaled to higher bit levels.

Comparative Analysis of 4x4 Vedic and Conventional Multiplier with different Adders at 32 nm Technology

TLDR
The analysis of 4-bit multiplier using a Vedic Mathematics (Urdhva Tiryagbhyam sutra) and conventional multiplier with two different adders has been realized and it is observed that theventional multiplier with CLA adder is more stable and power efficient.

Design and Implementation of 8-Bit Vedic Multiplier

TLDR
An 8-bit multiplier using a Vedic Mathematics (Urdhva Tiryagbhyam sutra) for generating the partial products and has reduced the number of logic levels, thus reducing the logic delay.

Comparative Analysis of 4x4 Vedic and Conventional Multiplier with different Adders at 32 nm in different Geometrical Devices

TLDR
The main purpose of the paper is to investigate the better adder and multiplication technique and it is observed that the conventional multiplier with Carry look ahead adder is stable and power efficient.

FPGA Implementation of Fast and Power Efficient 4 Bit Vedic Multiplier (Urdhva Tiryakbhayam) using Reversible Logical Gate

TLDR
This paper designs a 4 bit Vedic multiplier (Urdhva Tiryakbhayam) using reversible logical gates and compares with the various multiplication architecture in terms of speed, area, power and combination of these matrices.

Power analysis of single precision floating point multiplication using Vedic with proposed techniques

TLDR
From the simulation results, it is concluded that 4:2 compressor with XNOR-XOR-Mux logic achieves better response in terms of power.

References

SHOWING 1-10 OF 10 REFERENCES

A Reduced-Bit Multiplication Algorithm for Digital Arithmetic

TLDR
A reduced-bit multiplication algorithm based on the ancient Vedic multiplication formulae, Urdhva tiryakbhyam and Nikhilam, is proposed and is further optimized by use of some general arithmetic operations such as expansion and bit-shifting to take advantage of bit-reduction in multiplication.

Low power parallel multiplier with column bypassing

TLDR
This paper presents a low power parallel multiplier design, in which some columns in the multiplier array can be turned-off whenever their outputs are known, and thus the switching power is saved.

Fundamentals of Digital Logic with VHDL Design

TLDR
Basic concepts in digital logic design are introduced using simple logic circuits, which are designed by using both manual techniques and modern CAD-tool-based methods.

Computer Architecture: A Quantitative Approach

This best-selling title, considered for over a decade to be essential reading for every serious student and practitioner of computer design, has been updated throughout to address the most important

Application of Urdhava Sutra

  • Spiritual Study Group
  • 1984

Computer Arithmetic

Computer Arithmetic

  • M. Vladutiu
  • Computer Science
    Springer Berlin Heidelberg
  • 2012

Arithmetic”, in Computer Architecture: A Quantitative Approach

  • 1990

Application of Urdhava Sutra”, Spiritual Study Group, Roorkee (India),1984

  • 1984