Corpus ID: 111110458

Delay Comparison of 4 by 4 Vedic Multiplier based on Different Adder Architectures using VHDL

  title={Delay Comparison of 4 by 4 Vedic Multiplier based on Different Adder Architectures using VHDL},
  author={Gaurav Sharma and Arjun V. Singh and H. Joshi and Satish Kumar Alaria},
  • Gaurav Sharma, Arjun V. Singh, +1 author Satish Kumar Alaria
  • Published 2013
  • Mathematics
  • This paper presents a delay comparison of two different multipliers for unsigned data, one uses a ripple carry and the second one uses a carry-lookahead adder. The 4×4 Vedic multiplier module using Urdhva Tiryakbhyam Sutra uses four 2×2 Vedic multiplier modules. Urdhva tiryakbhyam Sutra is most powerful Sutra, giving minimum delay for multiplication of all types of numbers, either small or large. Urdhva Triyagbhyam– Vedic method for multiplication which strikes a difference in the real process… CONTINUE READING
    17 Citations

    Figures from this paper

    Delay Comparison for 16x16 Vedic Multiplier Using RCA and CLA
    • 2
    • Highly Influenced
    Implementation of High Speed Multiplier on FPGA
    • Dilip J Udhani
    • 2014
    • 2
    Design of area and power efficient complex number multiplier
    • 4


    A Reduced-Bit Multiplication Algorithm for Digital Arithmetic
    • 136
    Low power parallel multiplier with column bypassing
    • 72
    • PDF
    Fundamentals of Digital Logic with VHDL Design
    • 306
    • PDF
    Computer Architecture: A Quantitative Approach
    • 11,311
    • PDF
    Application of Urdhava Sutra
    • Spiritual Study Group
    • 1984
    Computer Arithmetic
    • M. Vladutiu
    • Computer Science
    • Springer Berlin Heidelberg
    • 2012
    • 80
    • PDF
    Arithmetic”, in Computer Architecture: A Quantitative Approach
    • 1990
    Application of Urdhava Sutra”, Spiritual Study Group, Roorkee (India),1984
    • 1984
    Computer Arithmetic
    • 451
    • 1,267