Definite Asynchronous Sequential Circuits

@article{Brzozowski1968DefiniteAS,
  title={Definite Asynchronous Sequential Circuits},
  author={Janusz A. Brzozowski and Shanker Singh},
  journal={IEEE Transactions on Computers},
  year={1968},
  volume={C-17},
  pages={18-26}
}
An asynchronous unit delay is an n input n output asynchronous sequential circuit in which the present value of the output n-tuple is equal to the value of the input n-tuple prior to the last input change. This paper considers the problem of determining when a fundamental mode flow table is realizable as a feedback-free connection of asynchronous unit delays. It is shown that such a realization exists if and only if the flow table is asynchronous definite, where the asynchronous definite… CONTINUE READING

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.
Showing 1-4 of 4 extracted citations

Design of Asynchronous Unit Delays

IEEE Transactions on Computers • 1970
View 4 Excerpts
Highly Influenced

R70-18 Real-Time Computation by n-Dimensional Iterative Arrays of Finite-State Machines

IEEE Transactions on Computers • 1970
View 3 Excerpts
Highly Influenced

References

Publications referenced by this paper.

Sequential circuit synthesis using hazards and delays

Canonical regular expressions J.A. Brzozowski, state graphs for definite events Proc. Symp. on Mathemat minimal feedback loops in order to avoid improper, +12 authors IRE Trans. Circuit Theory vol. CT-6 pp. 12-25 March ti delays in asynchronous switching circuits
Dept. of Elec. Engrg., Digital System Lab., Princeton been completed before the next input change is made. University, Princeton, N. J., Tech. Rept. 19; June 1962. • 1962

Similar Papers

Loading similar papers…