Decision tree ensemble hardware accelerators for embedded applications

Abstract

This paper presents four different architectures for the hardware acceleration of axis-parallel, oblique and non-linear decision tree ensemble classifier systems. Hardware architectures for the implementation of a number of ensemble combination rules are also presented. The proposed architectures are optimized for size, making them particularly interesting… (More)
DOI: 10.1109/SISY.2015.7325359

Topics

6 Figures and Tables

Slides referencing similar topics