Debugging and Hardware Verification for Fpga-based System Design

This article describes the use of an approach for debugging and hardware verification of FPGA-based system designs using Altera’s SignalTap. The designs are debugged and verified by executing directly on the target hardware the SignalTap Embedded Logic Analyzer (ELA), which provides high observability, controllability, and interactivity of the designs. In… CONTINUE READING