DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability

  title={DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability},
  author={Seong-Lyong Gong and Jungrae Kim and Sangkug Lym and Michael B. Sullivan and Howard David and Mattan Erez},
  journal={2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)},
DRAM row and column sparing cannot efficiently tolerate the increasing inherent fault rate caused by continued process scaling. In-DRAM ECC (IECC), an appealing alternative to sparing, can resolve inherent faults without significant changes to DRAM, but it is inefficient for highly-reliable systems where rank-level ECC (RECC) is already used against operational faults. In addition, DRAM design in the near future (possibly as early as DDR5) may transfer data in longer bursts, which complicates… CONTINUE READING


Publications referenced by this paper.
Showing 1-10 of 45 references

Defect analysis and costeffective resiliency architecture for future dram devices

  • S. Cha, O S., +8 authors N. S. Kim
  • Proceedings of HPCA, 2017.
  • 2017
Highly Influential
10 Excerpts

BIOS and Kernel Developer’s Guide (BKDG) for AMD Family 15h Models 00h-0Fh Processors

  • Advanced Micro Devices, Inc.
  • Jan 2013.
  • 2013
Highly Influential
4 Excerpts

Chipkill Memory

  • IBM
  • tech. rep., 2012.
  • 2012
Highly Influential
4 Excerpts

A low power and highly reliable 400mbps mobile DDR SDRAM with on-chip distributed ECC

  • S.-H. Kim, W.-O. Lee, +15 authors J.-S. Kih
  • Proceedings of the Asian Solid-State Circuits…
  • 2007
Highly Influential
4 Excerpts

Similar Papers

Loading similar papers…