DDRO: A novel performance monitoring methodology based on design-dependent ring oscillators

@article{Chan2012DDROAN,
  title={DDRO: A novel performance monitoring methodology based on design-dependent ring oscillators},
  author={Tuck-Boon Chan and Puneet Gupta and Andrew B. Kahng and Liangzhen Lai},
  journal={Thirteenth International Symposium on Quality Electronic Design (ISQED)},
  year={2012},
  pages={633-640}
}
As CMOS technology scales, circuit performance becomes more sensitive to manufacturing and environmental variations. Hence, there is a need to measure or monitor circuit performance during manufacturing and at runtime. Since each circuit may have different sensitivities to process variations, previous works have focused on synthesis of circuit performance monitors that are specific to a given design. In this work, we study the potential benefit of having multiple design-dependent monitors. We… CONTINUE READING

Similar Papers

Results and Topics from this paper.

Key Quantitative Results

  • Experiments show that our delay estimation method using multiple DDROs reduces overestimation (timing margin) by up to 25% compared to use of a single DDRO.
  • Our experimental results below show that use of multiple DDROs can reduce delay overestimation by 15% - 25% compared to use of only one DDRO.
  • Our study shows that by using multiple DDROs we can reduce up to 25% (from 4% to 3%) of the mean delay overestimation of a design.

Citations

Publications citing this paper.
SHOWING 1-10 OF 26 CITATIONS

Design-dependent Monitors Based on Delay Sensitivity Tracking

  • 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)
  • 2018
VIEW 8 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Synthesis and Analysis of Design-Dependent Ring Oscillator (DDRO) Performance Monitors

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2014
VIEW 4 EXCERPTS
CITES BACKGROUND, RESULTS & METHODS
HIGHLY INFLUENCED

Synthesis of variability-tolerant circuits with adaptive clocking

VIEW 3 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Synthesis of All-Digital Delay Lines

  • 2017 23rd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)
  • 2017
VIEW 3 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Dynamic variability management in mobile multicore processors under lifetime constraints

  • 2014 IEEE 32nd International Conference on Computer Design (ICCD)
  • 2014
VIEW 4 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Delay Monitoring System With Multiple Generic Monitors for Wide Voltage Range Operation

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2018
VIEW 1 EXCERPT
CITES BACKGROUND

In-situ Monitoring for Slack Time Violation Without Performance Penalty

  • 2018 IEEE International Symposium on Circuits and Systems (ISCAS)
  • 2018
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-10 OF 21 REFERENCES

First-Order Incremental Block-Based Statistical Timing Analysis

  • IEEE Trans. on CAD of Integrated Circuits and Systems
  • 2006
VIEW 3 EXCERPTS
HIGHLY INFLUENTIAL

Capturing Post-Silicon Variations Using a Representative Critical Path

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2010
VIEW 1 EXCERPT

Circuit Timing Monitor Having a Selectable-Path Ring Oscillator”, U.S

H. C. Ngo, G. D. Carpenter, A. J. Drake, J. B. Kuang
  • Patent No. US7810000B2,
  • 2010
VIEW 1 EXCERPT

Design dependent process monitoring for back-end manufacturing cost reduction

  • 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
  • 2010
VIEW 2 EXCERPTS

Electrical Modeling of Lithographic Imperfections

  • 2010 23rd International Conference on VLSI Design
  • 2010
VIEW 1 EXCERPT

Electronic Design Automation Tool and Method for Optimizing the Placement of Process Monitors in an Integrated Circuit”, U.S

A. Tetelbaum, S. Chakravarty
  • Patent Application No. US20090282381,
  • 2009
VIEW 1 EXCERPT

In-Situ Monitor of Process and Device Parameters in Integrated Circuits

D. J. Philling, C. Talledo
  • U.S. Patent No. US7583087B2,
  • 2009
VIEW 2 EXCERPTS