Corpus ID: 2315137

DAPR: Design Automation for Partially Reconfigurable FPGAs

@inproceedings{Yousuf2010DAPRDA,
  title={DAPR: Design Automation for Partially Reconfigurable FPGAs},
  author={Shaon Yousuf and Ann Gordon-Ross},
  booktitle={ERSA},
  year={2010}
}
reconfiguration (PR) enhances traditional FPGA-based high-performance reconfigurable computing by providing additional benefits such as reduced area and memory requirements, increased performance, and increased functionality. However, since leveraging these additional benefits requires specific designer expertise, which increases design time, PR has not yet gained widespread usage. Even though Xilinx's PR design flow significantly eases PR design, to fully leverage PR benefits designers require… Expand
Formulation-level design space exploration for partially reconfigurable FPGAs
TLDR
This paper presents the first, to the best of the authors' knowledge, formulation-level PR DSE tool — FoRSE, which leverages the application's PR-architecture and mathematical FPGA device models and vendor-specified PR technology to generate Pareto-optimal sets of PR-floorplans and devices based on designer-designated implementation metrics. Expand
Build Automation and Runtime Abstraction for Partial Reconfiguration on Xilinx Zynq UltraScale+
TLDR
A collection of abstractions that provide high performance reconfiguration of hardware from within the Linux userspace, automating the process of building PR applications, and adding support for the Xilinx Zynq UltraScale+ architecture are presented. Expand
Go Ahead: A Partial Reconfiguration Framework
TLDR
The tool Go Ahead is introduced that is able to implement run-time reconfigurable systems for all recent Xilinx FPGAs and provides a scripting interface and all features can be accessed remotely. Expand
RTRLIB : a high-level modeling tool for dynamically partially reconfigurable systems
TLDR
The RTRLib is presented, a high-level modeling tool for the development of dynamically reconfigurable systems on Xilinx Zynq devices by a simple system specification and parametrization of some blocks. Expand
Unification of PR Region floorplanning and Fine-Grained Placement for Dynamic Partially Reconfigurable FPGAs
TLDR
This paper proposes to integrate PR Region floorplanning with fine-grained placement to achieve the global optimization of the whole DPR system and established a two-stage stochastic optimization framework so that automatedfloorplanning and global optimization can be achieved in reasonable time. Expand
PDPR: Fine-Grained Placement for Dynamic Partially Reconfigurable FPGAs
TLDR
A novel thought for DPR FPGAs (PDPR) is proposed which tries to offer a one-stop floorplan and placement service and can improve 32.8% on total wire length, 48.5% on reconfiguration cost, and 36.9% on congestion. Expand
Design Tools for Implementing Self-Aware and Fault-Tolerant Systems on FPGAs
TLDR
This article presents how the GoAhead framework helps in implementing self-aware systems on FPGAs with a minimum of user interaction as well as several complex tasks, including floorplanning, communication architecture synthesis, physical constraints generation, physical implementation, and timing verification. Expand
ISBA: An independent set-based algorithm for automated partial reconfiguration module generation
TLDR
This paper forms the PR Module generation problem into a standard Maximum-Weight Independent Set Problem (MWISP) so that the original manual exploration can be solved optimally and automatically and it can save around 70% reconfiguration latency overhead compared with the heuristicPR Module generation approaches. Expand
Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration
TLDR
This article proposes a library-based placement and routing flow that best utilizes the pre-placed and routed modules from the library to significantly save the execution time while achieving the minimal area-delay product. Expand
Emerging run-time reconfigurable FPGA and CAD tools
Field-programmable gate array (FPGA) is a post fabrication reconfigurable device to accelerate domain specific computing systems. It offers offer high operation speed and low power consumption.Expand
...
1
2
...

References

SHOWING 1-10 OF 17 REFERENCES
Design Framework for Partial Run-Time FPGA Reconfiguration
TLDR
Design methodologies to assist designers in efficient PR system design are proposed and frameworks to enable rapid system prototyping are defined, enabling designers to harness the capabilities of PR without having to deal with many of the intricate details. Expand
Dynamic Hardware Development
TLDR
This paper discusses the creation of a high-level development environment for reconfigurable designs that leverage an existing high- level synthesis tool to enable the design, simulation, and implementation of dynamically reconfiguring hardware solely from a specification written in C. Expand
Remote and partial reconfiguration of FPGAs: tools and trends
TLDR
The main contribution of the paper is the tool-set proposed to manipulate cores using partial reconfiguration in existing FPGA. Expand
Automatic bus macro placement for partially reconfigurable FPGA designs
TLDR
This work presents a tool that uses design-space exploration to obtain automatic, near-optimal placements and introduces the notion of a fitness score as the measure of how well the combined designs meet their timing constraints, subject to a given bus macro placement. Expand
Floorplan design for multi-million gate FPGAs
  • Lei Cheng, M. Wong
  • Computer Science
  • IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004.
  • 2004
TLDR
This work presents the first FPGA floorplanning algorithm targeted for FPGAs with heterogeneous resources, and can generate floor-plans for Xilinx's XC3S5000 architecture (largest of the Spartan3 family) in a few minutes. Expand
Runtime FPGA Partial Reconfiguration
  • E. McDonald
  • Computer Science
  • 2008 IEEE Aerospace Conference
  • 2008
TLDR
An overview of the design flow necessary for partial reconfiguration is provided and comments on the additional overhead necessary for creating such a design are outlined. Expand
Multi-layer Floorplanning on a Sequence of Reconfigurable Designs
  • L. Singhal, E. Bozorgzadeh
  • Computer Science
  • 2006 International Conference on Field Programmable Logic and Applications
  • 2006
TLDR
A new multi-layer sequence pair representation based floorplanner that allows overlap of static and non-static components of multiple designs and guarantees a feasible overlapping floorplan with minimal area packing is introduced. Expand
Floorplanning for Partial Reconfiguration in FPGAs
TLDR
A global floorplan generation method is proposed to obtain same positions for the common modules across all instances such that the heterogeneous resource requirements of all modules in each instance are satisfied, and the total wirelength over all instances is minimal. Expand
Heterogeneous floorplanning for FPGAs
  • Yan Feng, D. Mehta
  • Engineering, Computer Science
  • 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)
  • 2006
TLDR
A two-step approach for the floorplanning of modern FPGAs is presented that is cleaner and more versatile than recent floorplanners and adapted to address the heterogeneous nature of FPGAfloorplanning. Expand
Floorplanning in Modern FPGAs
TLDR
Experimental results on a set of benchmark circuits show that the three step floorplan generation method can produce feasible solutions very fast with 45% improvement in total half perimeter wirelength compared to the very few previous approaches. Expand
...
1
2
...