Current-Sensing for Global Interconnects , Secondary Design

  title={Current-Sensing for Global Interconnects , Secondary Design},
  author={No Author Given},
  • No Author Given
  • Published 2001
Sensing current instead of voltage provides an alternative to signaling on the long wires that are increasingly limiting the performance of CMOS as it scales into VDSM regime (< 0.25μ). In this paper secondary design issues concerning current-sensing like static power dissipation, effect of full-swing aggressors, orthogonal coupling, application to multi-drop interconnect, process variation etc. are analyzed and simulated in 0.18μ technology . Some of the issues slow down current-sensing but… CONTINUE READING


Publications referenced by this paper.
Showing 1-10 of 19 references

Current-Sensing Techniques for global interconnects in Very Deep Submicron (VDSM) CMOS

  • A. Maheshwari, W. Burleson
  • Proceedings of Annual Workshop on VLSI.
  • 2001
1 Excerpt

Keutzer : Getting to the bottom of deep submicron II : A global paradigm

  • K. D. Sylvester
  • IEEE International Symposium on Circuits and…
  • 2000

Rabaey : LowSwing on - chip signalling techniques : Effectiveness and Robustness

  • V. George H. Zhang, M. J.
  • Proceedings of IEEE Symposium on Physical Design
  • 1999

Similar Papers

Loading similar papers…