Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates

@article{Peiravi2013CurrentComparisonBasedDN,
  title={Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates},
  author={Ali Peiravi and Mohammad Asyaei},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  year={2013},
  volume={21},
  pages={934-943}
}
In this paper, a new domino circuit is proposed, which has a lower leakage and higher noise immunity without dramatic speed degradation for wide fan-in gates. The technique which is utilized in this paper is based on comparison of mirrored current of the pull-up network with its worst case leakage current. The proposed circuit technique decreases the parasitic capacitance on the dynamic node, yielding a smaller keeper for wide fan-in gates to implement fast and robust circuits. Thus, the… CONTINUE READING
Highly Cited
This paper has 39 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.
Showing 1-10 of 27 extracted citations

High speed low power Full Adder circuit design using current comparison based domino

2014 2nd International Conference on Devices, Circuits and Systems (ICDCS) • 2014
View 6 Excerpts
Highly Influenced

Sub- 0.18μm low leakage and high performance dynamic logic wide fan-in gates

2014 Annual International Conference on Emerging Research Areas: Magnetics, Machines and Drives (AICERA/iCMMD) • 2014
View 5 Excerpts
Highly Influenced

A low-power area-efficient dynamic circuit using conditionally charging pattern with embedded latching capability

2013 21st Iranian Conference on Electrical Engineering (ICEE) • 2013
View 4 Excerpts
Highly Influenced

A low power dynamic logic with nMOS based resistive keeper circuit

2017 International Conference on Innovative Mechanisms for Industry Applications (ICIMIA) • 2017
View 1 Excerpt

An improved domino logic

2017 International Conference on Energy, Communication, Data Analytics and Soft Computing (ICECDS) • 2017
View 1 Excerpt

Design and analysis four bit hybrid full adder cell using gate diffusion input technique and domino logic

2017 4th IEEE Uttar Pradesh Section International Conference on Electrical, Computer and Electronics (UPCON) • 2017

References

Publications referenced by this paper.
Showing 1-10 of 14 references

Fast Tag Comparator Using Diode Partitioned Domino for 64-bit Microprocessors

IEEE Transactions on Circuits and Systems I: Regular Papers • 2007
View 6 Excerpts
Highly Influenced

Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style

IEEE Transactions on Circuits and Systems I: Regular Papers • 2004
View 8 Excerpts
Highly Influenced

A Novel Variation-Tolerant Keeper Architecture for High-Performance Low-Power Wide Fan-In Dynamic or Gates

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2010
View 4 Excerpts
Highly Influenced

A Leakage Current Replica Keeper for Dynamic Circuits

IEEE Journal of Solid-State Circuits • 2006
View 5 Excerpts
Highly Influenced

A sub-130-nm conditional-keeper technique

A. Alvandpour, R. Krishnamurthy, K. Sourrty, S. Y. Borkar
IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 633–638, May 2002. • 2002
View 4 Excerpts
Highly Influenced

Understanding the Effect of Process Variations on the Delay of Static and Domino Logic

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2010
View 2 Excerpts

Similar Papers

Loading similar papers…