Cryptoraptor: High throughput reconfigurable cryptographic processor

  title={Cryptoraptor: High throughput reconfigurable cryptographic processor},
  author={Gokhan Sayilar and Derek Chiou},
  journal={2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
This paper describes a high performance, low power, and highly flexible cryptographic processor, Cryptoraptor, which is designed to support both today's and tomorrow's symmetric-key cryptography algorithms and standards. To the best of our knowledge, the proposed cryptographic processor supports the widest range of cryptographic algorithms compared to other solutions in the literature and is the only crypto-specific processor targeting future standards as well. Our 1GHz design achieves a peak… CONTINUE READING
Highly Cited
This paper has 18 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 14 extracted citations

Efficient AES cipher on coarse-grained reconfigurable architecture

IEICE Electronic Express • 2017
View 3 Excerpts
Highly Influenced

Anole: A Highly Efficient Dynamically Reconfigurable Crypto-Processor for Symmetric-Key Algorithms

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2018

DRMaSV: Enhanced Capability Against Hardware Trojans in Coarse Grained Reconfigurable Architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2018
View 1 Excerpt

A highly efficient reconfigurable rotation unit based on an inverse butterfly network

Frontiers of Information Technology & Electronic Engineering • 2017
View 1 Excerpt

A programmable Galois Field processor for the Internet of Things

2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA) • 2017
View 1 Excerpt

Characterizing diverse handheld apps for customized hardware acceleration

2017 IEEE International Symposium on Workload Characterization (IISWC) • 2017
View 1 Excerpt


Publications referenced by this paper.
Showing 1-10 of 17 references

Dynamic high-performance multi-mode architectures for AES encryption

E. Swankoski, V. Narayanan
MAPLD’05, • 2005
View 6 Excerpts
Highly Influenced

High-performance FPGA implementation of DES using a novel method for implementing the key schedule

M. McLoone, J. McCanny
IEEE Proceedings of Circuits, Devices and Systems, 150, • 2003
View 11 Excerpts
Highly Influenced

Compact FPGA implementation of Camellia

2009 International Conference on Field Programmable Logic and Applications • 2009
View 8 Excerpts
Highly Influenced

Comparison of the hardware architectures and FPGA implementations of stream ciphers

Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004. • 2004
View 7 Excerpts
Highly Influenced

180-2: Secure Hash Standard (SHS)

Technical report, Technical report, (NIST), • 2001
View 8 Excerpts
Highly Influenced

Notes on Stream Ciphers and RC 4

View 7 Excerpts
Highly Influenced

US Secure Hash Algorithm 1 (SHA1)

View 8 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…