Cryo-CMOS Band-gap Reference Circuits for Quantum Computing
@article{Yang2019CryoCMOSBR, title={Cryo-CMOS Band-gap Reference Circuits for Quantum Computing}, author={Yuanyuan Yang and Kushal Das and Alireza Moini and David J. Reilly}, journal={arXiv: Instrumentation and Detectors}, year={2019} }
The control interface of a large-scale quantum computer will likely require electronic sub-systems that operate in close proximity to the qubits, at deep cryogenic temperatures. Here, we report the low-temperature performance of custom cryo-CMOS band-gap reference circuits designed to provide stable voltages and currents on-chip, independent of local temperature fluctuations. Our circuits are fabricated in 0.35 um silicon Germanium (SiGe) BiCMOS and 28 nm Fully Depleted Silicon On Insulator…
Figures and Tables from this paper
2 Citations
Cryo-CMOS for Analog/Mixed-Signal Circuits and Systems
- Engineering, Computer Science2020 IEEE Custom Integrated Circuits Conference (CICC)
- 2020
The challenges and the opportunities in designing cryo-CMOS circuits are overviewed, with a focus on analog and mixed-signal circuits, such as voltage references and data converters.
Challenges in Scaling-up the Control Interface of a Quantum Computer
- Physics, Computer Science2019 IEEE International Electron Devices Meeting (IEDM)
- 2019
An architecture for the interface that leverages cryo-CMOS circuits proximal to the quantum plane is motivated, leveraging protocols that enable massively-parallel readout of qubits via frequency multiplexing.
References
SHOWING 1-10 OF 53 REFERENCES
Cryo-CMOS Circuits and Systems for Quantum Computing Applications
- Physics, Computer ScienceIEEE Journal of Solid-State Circuits
- 2018
A cryogenic control system is proposed, along with the required specifications, for the interface of the classical electronics with the quantum processor, and the functionality of key circuit blocks is experimentally demonstrated.
28nm Fully-depleted SOI technology: Cryogenic control electronics for quantum computing
- Physics2017 Silicon Nanoelectronics Workshop (SNW)
- 2017
This paper reports the first cryogenic characterization of 28nm Fully-Depleted-SOI CMOS technology. A comprehensive study of digital/analog performances and body-biasing from room to the liquid…
Cryogenic characterization of 28 nm bulk CMOS technology for quantum computing
- Physics, Engineering2017 47th European Solid-State Device Research Conference (ESSDERC)
- 2017
It is found that the simplified charge-based EKV model can accurately predict the cryogenic behavior and represents a main step towards the design of analog/RF circuits integrated in an advanced bulk CMOS process and operating at cryogenic temperature for quantum computing control systems.
Cryogenic Control Architecture for Large-Scale Quantum Computing
- Physics
- 2015
Solid-state qubits have recently advanced to the level that enables them, in-principle, to be scaled-up into fault-tolerant quantum computers. As these physical qubits continue to advance, meeting…
29.1 A 28nm Bulk-CMOS 4-to-8GHz ¡2mW Cryogenic Pulse Modulator for Scalable Quantum Computing
- Physics2019 IEEE International Solid- State Circuits Conference - (ISSCC)
- 2019
The design and system-level characterization of a prototype cryo-CMOS IC for performing XY gate operations on transmon (XMON) qubits is reported.
The Cryogenic Temperature Behavior of Bipolar, MOS, and DTMOS Transistors in Standard CMOS
- EngineeringIEEE Journal of the Electron Devices Society
- 2018
Both CMOS bandgap voltage references and temperature sensors rely on the temperature behavior of either CMOS substrate BJTs or MOS transistors in weak inversion. Bipolar transistors are generally…
Characterization and Model Validation of Mismatch in Nanometer CMOS at Cryogenic Temperatures
- Computer Science2018 48th European Solid-State Device Research Conference (ESSDERC)
- 2018
Measured data confirm that variability increases at cryogenic temperatures, and analysis of such data proves the validity of both the Pelgrom and the Croon models, which describe the mismatch dependency on device area and bias conditions, respectively.
Operation of Bulk CMOS Devices at Very Low Temperatures
- Engineering1983 Symposium on VLSI Technology. Digest of Technical Papers
- 1983
Low-temperature (77K, 4.2K) operation is proposed for bulk CMOS devices to be used in superfast VLSI applications and the power-delay product is less 1 fJ, which is the smallest for silicon devices reported to date.
Sub-1-K Operation of SiGe Transistors and Circuits
- EngineeringIEEE Electron Device Letters
- 2009
We present the first measurement results for silicon-germanium (SiGe) heterojunction bipolar transistors (HBTs) and SiGe BiCMOS circuits operating in the sub-1-K regime. Robust transistor operation…
An FPGA-based instrumentation platform for use at deep cryogenic temperatures.
- Computer ScienceThe Review of scientific instruments
- 2016
The operation of a cryogenic instrumentation platform incorporating commercially available field-programmable gate arrays (FPGAs) enables signal routing, multiplexing, and complex digital signal processing in close proximity to cooled devices or detectors within the cryostat.