Creation of ESL power models for communication architectures using automatic calibration

Abstract

Power consumption is an important factor in chip design. The fundamental design decisions drawn during early design space exploration at electronic system level (ESL) have a large impact on the power consumption. This requires to estimate power already at ESL, which is usually not possible using standard ESL component libraries due to missing power models. This work proposes a methodology that allows extension of ESL models with a power model and to automatically calibrate it to match a power trace obtained by gate-level simulation or measurements. Two case studies show that the methodology is suitable even for complex communication architectures.

DOI: 10.1145/2463209.2488804

Extracted Key Phrases

7 Figures and Tables

Cite this paper

@article{Schrmans2013CreationOE, title={Creation of ESL power models for communication architectures using automatic calibration}, author={Stefan Sch{\"{u}rmans and Diandian Zhang and Dominik Auras and Rainer Leupers and Gerd Ascheid and Xiaotao Chen and Lun Wang}, journal={2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC)}, year={2013}, pages={1-6} }