Cordic Iterations based Architecture for Low Power and High Quality DCT

@article{Prasannan2014CordicIB,
  title={Cordic Iterations based Architecture for Low Power and High Quality DCT},
  author={Neethu Prasannan},
  journal={International Journal of Hybrid Information Technology},
  year={2014},
  volume={7},
  pages={213-222}
}
  • N. Prasannan
  • Published 31 July 2014
  • Computer Science
  • International Journal of Hybrid Information Technology
Discrete Cosine Transform (DCT) is widely used in image and video compression standards. This paper presents low-power co-ordinate rotation digital computer (CORDIC) based reconfigurable discrete cosine transform (DCT) architecture. All the computations in DCT are not equally important in generating the frequency domain output. Considering the important difference in the DCT co-efficient the number of CORDIC iterations can be dynamically changed to reduce the power of consumption with improved… 

Figures and Tables from this paper

Performance Analysis of 1-D DFT & 1-D DCT using CORDIC Algorithm

TLDR
This paper describes the design of a low-power DCT (Discrete Cosine Transform) architecture using varies techniques and implements the multiplier-less CORDIC algorithm.

Area Efficient VLSI Architecture for DCT using Modified CORDIC Algorithm

TLDR
This work designed to multiplier less CORDIC (Coordinate Rotation Digital Computer) algorithm based on DCT, a main component of shift and add for rotation vector and plan which is usually used for calculation of trigonometric functions, is efficient area and delay compared to existing algorithms.

Design and Efficient of Discrete Cosine Transform using Modified CORDIC Algorithm

TLDR
This work designed to multiplier less CORDIC (Coordinate Rotation Digital Computer) algorithm based on DCT, a main component of shift and add for rotation vector and plan which is usually used for calculation of trigonometric functions, is efficient area and delay compared to existing algorithms.

High Speed Area Efficient VLSI Architecture for DCT using Proposed CORDIC Algorithm

TLDR
This work designed to multiplier less CORDIC (Coordinate Rotation Digital Computer) algorithm based on DCT, a main component of shift and add for rotation vector and plan which is usually used for calculation of trigonometric functions, is efficient area and delay compared to existing algorithms.

HIGH SPEED AREA EFFICIENT VLSI ARCHITECTURE FOR DCT AND DHT ALGORITHM

TLDR
This work designed to multiplier less CORDIC (Coordinate Rotation Digital Computer) algorithm based on DCT, a main component of shift and add for rotation vector and plan which is usually used for calculation of trigonometric functions, is efficient area and delay compared to existing algorithms.

Implementation of Discrete Cosine Transform using Common Boolean Logic Adder

TLDR
This paper reviews on a low-power DCT (Discrete Cosine Transform) architecture using varies techniques to maximize battery life in portable devices and to save the energy during system operation.

Review Paper on Discrete Cosine Transform using Different Types of Adder

TLDR
This paper reviews on low power Discrete Cosine Transform architecture by using varies methods using VHDL, under Xilinx platform for reconfigurable 8-point DiscreteCosine Transform (DCT).

Performance Evaluation of Various Discrete Cosine Transforms

TLDR
The CORDIC algorithm is discussed, which can be widely used in Software Defined Radio, wireless communications and medical imaging applications, and is heavily dependent on signal processing.

References

SHOWING 1-10 OF 22 REFERENCES

Reconfigurable CORDIC-Based Low-Power DCT Architecture Based on Data Priority

TLDR
Considering the importance difference in the DCT coefficients, the number of CORDIC iterations can be dynamically changed to efficiently tradeoff image quality for power consumption, and the computational energy can be significantly reduced without seriously compromising the image quality.

A computationally efficient high-quality cordic based DCT

TLDR
The experimental results show that the proposed Cordic based Loeffler DCT can be used in low-power and high-quality CODECs, especially in battery-based systems.

Low-power multiplierless DCT architecture using image correlation

TLDR
This paper proposes a low-power DCT architecture using a modified multiplierless CORDIC (coordinate rotation digital computer) arithmetic, and shows that it can reduce up to 26.1% power dissipation without compromise of the final DCT results.

Low Power and Area Efficient DCT Architecture for Low Bit Rate Communication

TLDR
The results from power estimation show that the proposed DCT architecture is capable of reducing the power dissipation 5.5 times compared to the other DCT architectures for video streaming/video conferencing in portable devices.

Low-power multiplierless DCT for image/video coders

TLDR
The results from power estimation show that the proposed multiplierless discrete cosine transform architecture can reduce the power dissipation by up to 90% compared to conventional multiplierless DCT architectures.

An Efficient Distributed Arithmetic Based VLSI Architecture for DCT

TLDR
This paper presents distributed arithmetic (DA) based VLSI architecture of DCT for low hardware circuit cost as well as low power consumption by exploiting redundant computational units in recent literature.

A low power reconfigurable DCT architecture to trade off image quality for computational complexity

  • Jongsun ParkK. Roy
  • Computer Science
    2004 IEEE International Conference on Acoustics, Speech, and Signal Processing
  • 2004
TLDR
A low power reconfigurable DCT design is presented, which achieves considerable computational complexity reduction in DCT operation with minimum image quality degradation and can achieve power savings ranging from 20% to 70% for 5 different trade off levels.

Low power DCT using highly scalable multipliers

TLDR
It is shown that using a scalable multiplier and dynamically reconfiguring the width of the multiplier leads to significant power savings (over 72%) with negligible degradation in decoded image quality.

JPEG2000 Standard for Image Compression: Concepts, Algorithms and VLSI Architectures

TLDR
This paper presents VLSI Architectures for Discrete Wavelet Transforms and Coding Algorithms in JPEG 2000, a guide to data compression techniques used in the development of JPEG 2000.

The JPEG still picture compression standard

TLDR
The Baseline method has been by far the most widely implemented JPEG method to date, and is sufficient in its own right for a large number of applications.