Controlling Load Balance, Cache Use and Vector Length in the Um

Connicts often arise during the optimisation of NWP codes for MPP's and vector parallel architectures, as caches rely heavily on temporal locality whereas vector architectures rely heavily on spatial locality. Furthermore, any scheme which addresses these connicts must involve minimal code mod-iication and not detract from the underlying science. This paper… (More)