Concurrent sizing, Vdd and V/sub th/ assignment for low-power design
@article{Srivastava2004ConcurrentSV,
title={Concurrent sizing, Vdd and V/sub th/ assignment for low-power design},
author={A. Srivastava and D. Sylvester and D. Blaauw},
journal={Proceedings Design, Automation and Test in Europe Conference and Exhibition},
year={2004},
volume={1},
pages={718-719 Vol.1}
}We present a sensitivity-based algorithm for total power including dynamic and subthreshold leakage power minimization using simultaneous sizing, Vdd and Vth assignment. The proposed algorithm is implemented and tested on a set of combinational benchmark circuits. A comparison with traditional CVS based algorithms demonstrates the advantage of the algorithm including an average power reduction of 37% at primary input activities of 0.1. We also investigate the impact of various low Vdd values on… CONTINUE READING
28 Citations
Total power optimization through simultaneously multiple-vDD multiple-vTH assignment and device sizing with stack forcing
- Computer Science
- ISLPED '04
- 2004
- 43
- PDF
Linear programming for sizing, Vth and Vdd assignment
- Computer Science, Medicine
- ISLPED '05
- 2005
- 75
- Highly Influenced
- PDF
Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages
- Mathematics, Computer Science
- Proceedings. 42nd Design Automation Conference, 2005.
- 2005
- 28
- PDF
Linear programming for sizing, V/sub th/ and V/sub dd/ assignment
- Computer Science
- ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005.
- 2005
- 11
Gate sizing and V/sub t/ assignment for active-mode leakage power reduction
- Engineering, Computer Science
- IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.
- 2004
- 5
Dual-Vth leakage reduction with Fast Clock Skew Scheduling Enhancement
- Engineering, Computer Science
- 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)
- 2010
- 9
- PDF
Fast and effective gate-sizing with multiple-V/sub t/ assignment using generalized Lagrangian relaxation
- Computer Science
- Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.
- 2005
- 46
- PDF
Leakage power reduction in dual-Vdd and dual-Vth designs through probabilistic analysis of Vth variation
- Engineering, Computer Science
- 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)
- 2006
- 6
Variable tapered pareto buffer design and implementation allowing run-time configuration for low-power embedded SRAMs
- Engineering, Computer Science
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- 2005
- 31