Concurrent sizing, Vdd and V/sub th/ assignment for low-power design

@article{Srivastava2004ConcurrentSV,
  title={Concurrent sizing, Vdd and V/sub th/ assignment for low-power design},
  author={A. Srivastava and Dennis Sylvester and David Blaauw},
  journal={Proceedings Design, Automation and Test in Europe Conference and Exhibition},
  year={2004},
  volume={1},
  pages={718-719 Vol.1}
}
We present a sensitivity-based algorithm for total power including dynamic and subthreshold leakage power minimization using simultaneous sizing, Vdd and Vth assignment. The proposed algorithm is implemented and tested on a set of combinational benchmark circuits. A comparison with traditional CVS based algorithms demonstrates the advantage of the algorithm including an average power reduction of 37% at primary input activities of 0.1. We also investigate the impact of various low Vdd values on… Expand

Figures and Tables from this paper

Total power optimization through simultaneously multiple-vDD multiple-vTH assignment and device sizing with stack forcing
TLDR
An algorithm for the minimization of total power consumption via multiple VDD assignment, multiple VTH assignment, device sizing and stack forcing, while maintaining performance requirements is presented. Expand
Linear programming for sizing, Vth and Vdd assignment
TLDR
This work uses a linear program to minimize circuit power using a fast and simultaneous analysis of how each gate affects gates it has a path to and reduces power by up to 30% compared to commercial software. Expand
Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages
  • F. Gao, J. Hayes
  • Computer Science, Mathematics
  • Proceedings. 42nd Design Automation Conference, 2005.
  • 2005
TLDR
An automatic implementation of a mixed-integer linear programming model called MLP-exact, which minimizes a circuit's total active-mode power consumption, and an efficient, non-optimal way to solve the MLP model, calledMLP-fast, is described. Expand
Linear programming for sizing, V/sub th/ and V/sub dd/ assignment
  • D. Chinnery, K. Keutzer
  • Computer Science
  • ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005.
  • 2005
TLDR
This work uses a linear program to minimize circuit power using a fast and simultaneous analysis of how each gate affects gates it has a path to and reduces power by up to 30% compared to commercial software. Expand
Gate sizing and V/sub t/ assignment for active-mode leakage power reduction
  • F. Gao, J. Hayes
  • Engineering, Computer Science
  • IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.
  • 2004
TLDR
Experimental results show that optimal designs derived from the exact MLP model can achieve the same performance as all-low-V/sub t/ unit-size designs, but with only one third the leakage power. Expand
Dual-Vth leakage reduction with fast clock skew scheduling enhancement
  • Meng Tie, Haiying Dong, Tong Wang, Xu Cheng
  • Engineering
  • DATE 2010
  • 2010
Dual-Vth technique is a mature and effective method for reducing leakage power consumption. Previously proposed algorithms assign logic gates with sufficient timing slack to high threshold voltage toExpand
Fast and effective gate-sizing with multiple-V/sub t/ assignment using generalized Lagrangian relaxation
  • Hsinwei Chou, Yu Wane, C. Chen
  • Computer Science
  • Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.
  • 2005
TLDR
Experimental results show that the novel gate-sizing and multi-V/sub t/ assignment technique based on generalized Lagrangian relaxation exhibits linear runtime and memory usage, and can effectively tune circuits with over 15,000 variables and 8,000 constraints in under 8 minutes. Expand
Leakage power reduction in dual-Vdd and dual-Vth designs through probabilistic analysis of Vth variation
  • Aswath Oruganti, N. Ranganathan
  • Engineering, Computer Science
  • 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)
  • 2006
TLDR
This work develops probabilistic models for timing slack and leakage power considering threshold variations with the objective of achieving an optimal selection of Vth and shows that their proposed method yields the lowest leakage power ratio of the dual-Vdd andDual-Vth designs. Expand
Variable tapered pareto buffer design and implementation allowing run-time configuration for low-power embedded SRAMs
TLDR
A transistor-level implementation is presented to allow a discrete set of Pareto configurations to be selected at run-time, confirming that a very wide range in delay and energy consumption can be achieved at the SRAM level, including process variability impact effects present in CMOS nanometer technologies. Expand
Optimal Gate Sizing with Multiple Vt Assignment using Generalized Lagrangian Relaxation
  • 2004
Simultaneous gate sizing with multipleVt assignment for optimal delay and power is a complicated task in modern custom designs. In this work, we make the key contribution of a novel gate-sizing andExpand
...
1
2
3
...

References

SHOWING 1-10 OF 11 REFERENCES
Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing
TLDR
To overcome the complexity of state dependence in average leakage estimation, the concept of "dominant leakage states" and use state probabilities are introduced and this accurate estimation is used in a new sensitivity-based leakage and performance optimization approach for circuits using dual V/sub t/ processes. Expand
Minimizing total power by simultaneous V/sub dd//V/sub th/ assignment
TLDR
The impact of level conversion delays are described and it is demonstrated that the scaling properties of multivoltage systems are very good, particularly when considering impending device scaling advancements. Expand
Proceedings Design, Automation and Test in Europe Conference and Exhibition
The following topics are dealt with: ambient intelligence - visions and achievements; energy-efficient memory systems; uncertainty; power-aware design and synthesis; test data compression; operatingExpand
Clustered voltage scaling technique for low-power design
s~led supply.
Proc. ASPDAC
  • Proc. ASPDAC
  • 2003
Proc. CICC
  • Proc. CICC
  • 2002
Proc. CICC
  • Proc. CICC
  • 2001
Proc. DAC
  • Proc. DAC
  • 1999
Proc. ISLPED
  • Proc. ISLPED
  • 1995
Proc. ICCAD
  • Proc. ICCAD
  • 1985
...
1
2
...