Concurrent Fault Detection in Microprogrammed Control Units

@article{Iyengar1985ConcurrentFD,
  title={Concurrent Fault Detection in Microprogrammed Control Units},
  author={Vijay S. Iyengar and Larry L. Kinney},
  journal={IEEE Transactions on Computers},
  year={1985},
  volume={C-34},
  pages={810-821}
}
This paper specifies procedures for defining a monitor circuit that can detect faults in microprogram sequencers. The monitor and the sequencer operate in parallel and errors are detected by comparing outputs from the monitor circuit with outputs from the sequencer. Faults that cause errors in the flow of control are detectable, as well as some faults that cause errors only in the microinstruction fields. The design procedure presented for monitors consists of four parts. First, a model of the… CONTINUE READING

Figures, Tables, and Topics from this paper.

Citations

Publications citing this paper.
SHOWING 1-10 OF 20 CITATIONS

Coding approaches to fault tolerance in dynamic systems

VIEW 4 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Characterization and handling of low-cost micro-architectural signatures in MPSoCs

  • 2012 17th IEEE European Test Symposium (ETS)
  • 2012
VIEW 1 EXCERPT
CITES BACKGROUND

PROCOMON: An Automatically Generated Predictive Control Signal Monitor

  • 2012 15th Euromicro Conference on Digital System Design
  • 2012
VIEW 1 EXCERPT
CITES BACKGROUND

Concurrent Error Detection for FSMs Designed for Implementation with Embedded Memory Blocks of FPGAs

  • 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)
  • 2007
VIEW 1 EXCERPT
CITES BACKGROUND

Coding approaches to fault tolerance in linear dynamic systems

  • IEEE Transactions on Information Theory
  • 2005
VIEW 1 EXCERPT
CITES BACKGROUND

Concurrent error detection in sequential circuits implemented using FPGAs with embedded memory blocks

  • Proceedings. 10th IEEE International On-Line Testing Symposium
  • 2004
VIEW 1 EXCERPT
CITES BACKGROUND

Concurrent error detection in sequential circuits implemented using embedded memory of LUT-based FPGAs

  • 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings.
  • 2004
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-7 OF 7 REFERENCES

Design of concurrently testable systolic arrays

L. L. Kinney
  • Proc . 17 th Annu . Conf . Inform . Sci . Syst . , Mar .
  • 1983

Mangir , " A design approach for a microprogrammed control unit with built - in self test

J. Duran, E. T.
  • 1983

A METHODOLOGY FOR FUNCTIONAL LEVEL TESTING OF MICROPROCESSORS

  • Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'.
  • 1978