Concept and basic technologies for 3-D IC structure

@article{Akasaka1986ConceptAB,
  title={Concept and basic technologies for 3-D IC structure},
  author={Yuzo Akasaka and Tetsuya Nishimura},
  journal={1986 International Electron Devices Meeting},
  year={1986},
  pages={488-491}
}
VLSI will be rearching to limit of minimization in 1990's, and after that, further increase of packing density or a number of transistors in a chip might depend on the vetical integration (3-D IC) technology. The 3-D IC consisting of completely stacked active layers offers the flexibility of the circuit design and ccmposition of various devices. This will lead upto new system design and novel functional device. It will become a big trend for VLSI in the next generation. 
Trend and Prospect for 3Dimensional Integrated-Circuit Semiconductor Chip
As a demand for the portable device requiring smaller size and better performance is in hike, reducing the size of conventionally used planar 2 dimensional chip cannot be a solution for the
Innovative Structures for Routing and Configuration
TLDR
The goal of this chapter is to illustrate how emerging technologies can help to improve performance metrics of conventional Field-Programmable Gate Arrays structures by investigating 3D integration techniques for passive and active devices.
3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration
TLDR
This paper analyzes the limitations of the existing interconnect technologies and design methodologies and presents a novel three-dimensional chip design strategy that exploits the vertical dimension to alleviate the interconnect related problems and to facilitate heterogeneous integration of technologies to realize a system-on-a-chip (SoC) design.
Three-dimensional integration: technology, use, and issues for mixed-signal applications
Three-dimensional (3-D) integration provides opportunities in large-scale integration of mixed-signal and general system-on-chip applications with improved performance, through increased density and
3-D ICs: Motivation, performance analysis, technology and applications
  • K. Saraswat
  • Engineering
    2010 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits
  • 2010
Interconnect delays, bandwidth and power consumption are increasingly dominating IC performance due to increases in chip size and reduction in the minimum feature size, in spite of new materials like
Evolution, Challenge, and Outlook of TSV (Through-Silicon Via) and 3D IC/Si Integration
D integration consists of 3D IC packaging, 3D IC integration, and 3D Si integration. They are different and in general the TSV (through-silicon via) separates 3D IC packaging from 3D IC/Si
Multiple Si layer ICs: motivation, performance analysis, and design implications
TLDR
It is shown that significant improvement in performance and reduction in wire-limited chip area can be achieved with 3-D ICs with vertical inter-layer interconnects (VILICs), and it is demonstrated that using a thermally responsible design and/or a high-performance heat sinking technology, die temperatures can be reduced well below present die temperatures.
TSV manufacturing yield and hidden costs for 3D IC integration
  • J. Lau
  • Business
    2010 Proceedings 60th Electronic Components and Technology Conference (ECTC)
  • 2010
3D integration consists of 3D IC packaging, 3D IC integration, and 3D Si integration. They are different and in general, the TSV (through-silicon-via) separates the 3D IC packaging and 3D IC/Si
3-D ICS DSM Interconnect Performance Modeling and Analysis
TLDR
This chapter analyzes the limitations of the existing interconnect technologies and design methodologies and presents a novel 3-dimensional (3-D) chip design strategy that exploits the vertical dimension to alleviate the interconnect related problems and to facilitate SoC applications.
Overview and outlook of through‐silicon via (TSV) and 3D integrations
Purpose – The purpose of this paper is to focus on through‐silicon via (TSV), with a new concept that every chip or interposer could have two surfaces with circuits. Emphasis is placed on the 3D IC
...
1
2
3
4
...